About the Execution of LoLA for CO4-PT-03
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
1754.264 | 85586.00 | 86373.00 | 350.20 | FFTFTFFFTFFFFFTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r551-tall-171734899100019.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CO4-PT-03, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r551-tall-171734899100019
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 536K
-rw-r--r-- 1 mcc users 7.6K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 89K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 8.1K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 84K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 109K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 74K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CO4-PT-03-LTLCardinality-00
FORMULA_NAME CO4-PT-03-LTLCardinality-01
FORMULA_NAME CO4-PT-03-LTLCardinality-02
FORMULA_NAME CO4-PT-03-LTLCardinality-03
FORMULA_NAME CO4-PT-03-LTLCardinality-04
FORMULA_NAME CO4-PT-03-LTLCardinality-05
FORMULA_NAME CO4-PT-03-LTLCardinality-06
FORMULA_NAME CO4-PT-03-LTLCardinality-07
FORMULA_NAME CO4-PT-03-LTLCardinality-08
FORMULA_NAME CO4-PT-03-LTLCardinality-09
FORMULA_NAME CO4-PT-03-LTLCardinality-10
FORMULA_NAME CO4-PT-03-LTLCardinality-11
FORMULA_NAME CO4-PT-03-LTLCardinality-12
FORMULA_NAME CO4-PT-03-LTLCardinality-13
FORMULA_NAME CO4-PT-03-LTLCardinality-14
FORMULA_NAME CO4-PT-03-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717397173193
FORMULA CO4-PT-03-LTLCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-03-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-03-LTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-03-LTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-03-LTLCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-03-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-03-LTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-03-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-03-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-03-LTLCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-03-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-03-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-03-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-03-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-03-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-03-LTLCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mCO4-PT-03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mCO4-PT-03-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m] [1m[32mCO4-PT-03-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mCO4-PT-03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mCO4-PT-03-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mCO4-PT-03-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mCO4-PT-03-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[31mCO4-PT-03-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mCO4-PT-03-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m] [1m[31mCO4-PT-03-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mCO4-PT-03-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mCO4-PT-03-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mCO4-PT-03-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mCO4-PT-03-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mCO4-PT-03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mCO4-PT-03-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 85 secs. Pages in use: 65
BK_STOP 1717397258779
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 6 (type CNST) for 3 CO4-PT-03-LTLCardinality-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 21 (type CNST) for 20 CO4-PT-03-LTLCardinality-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 6 (type CNST) for CO4-PT-03-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 21 (type CNST) for CO4-PT-03-LTLCardinality-04
[[35mlola[0m][I] result : true
[*** LOG ERROR #0001 ***] [2024-06-03 06:46:14] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 27 (type CNST) for 26 CO4-PT-03-LTLCardinality-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 27 (type CNST) for CO4-PT-03-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 CO4-PT-03-LTLCardinality-10
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for CO4-PT-03-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 13
[[35mlola[0m][I] fired transitions : 13
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 15 (type EXCL) for 14 CO4-PT-03-LTLCardinality-02
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 15 (type EXCL) for CO4-PT-03-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 57 CO4-PT-03-LTLCardinality-15
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for CO4-PT-03-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1963
[[35mlola[0m][I] fired transitions : 7154
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 CO4-PT-03-LTLCardinality-13
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for CO4-PT-03-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 454422
[[35mlola[0m][I] fired transitions : 2841834
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 3
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 CO4-PT-03-LTLCardinality-12
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for CO4-PT-03-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 377
[[35mlola[0m][I] fired transitions : 1154
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 CO4-PT-03-LTLCardinality-09
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for CO4-PT-03-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5170
[[35mlola[0m][I] fired transitions : 22023
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 32 CO4-PT-03-LTLCardinality-08
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 3/449 4/2000 CO4-PT-03-LTLCardinality-08 608450 m, 121690 m/sec, 4392429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 8/449 10/2000 CO4-PT-03-LTLCardinality-08 1520211 m, 182352 m/sec, 11091365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 13/449 16/2000 CO4-PT-03-LTLCardinality-08 2365809 m, 169119 m/sec, 17449552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 18/449 20/2000 CO4-PT-03-LTLCardinality-08 3059210 m, 138680 m/sec, 23833785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 23/449 24/2000 CO4-PT-03-LTLCardinality-08 3669444 m, 122046 m/sec, 30261089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 28/449 27/2000 CO4-PT-03-LTLCardinality-08 4143767 m, 94864 m/sec, 37095431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 33/449 31/2000 CO4-PT-03-LTLCardinality-08 4667550 m, 104756 m/sec, 43935665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 38/449 34/2000 CO4-PT-03-LTLCardinality-08 5184789 m, 103447 m/sec, 50566379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 43/449 37/2000 CO4-PT-03-LTLCardinality-08 5658758 m, 94793 m/sec, 57120135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 48/449 40/2000 CO4-PT-03-LTLCardinality-08 6075620 m, 83372 m/sec, 63731348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 53/449 43/2000 CO4-PT-03-LTLCardinality-08 6525306 m, 89937 m/sec, 70303394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 58/449 48/2000 CO4-PT-03-LTLCardinality-08 7354010 m, 165740 m/sec, 76829900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 63/449 51/2000 CO4-PT-03-LTLCardinality-08 7847367 m, 98671 m/sec, 83559956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 68/449 54/2000 CO4-PT-03-LTLCardinality-08 8324892 m, 95505 m/sec, 90168498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 73/449 59/2000 CO4-PT-03-LTLCardinality-08 9064160 m, 147853 m/sec, 96206843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-03-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-03-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 78/449 62/2000 CO4-PT-03-LTLCardinality-08 9554523 m, 98072 m/sec, 103052570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for CO4-PT-03-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9953583
[[35mlola[0m][I] fired transitions : 108894945
[[35mlola[0m][I] time used : 82
[[35mlola[0m][I] memory pages used : 65
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 32 CO4-PT-03-LTLCardinality-08
[[35mlola[0m][I] time limit : 502 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for CO4-PT-03-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 16
[[35mlola[0m][I] fired transitions : 15
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 CO4-PT-03-LTLCardinality-07
[[35mlola[0m][I] time limit : 585 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for CO4-PT-03-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 13
[[35mlola[0m][I] fired transitions : 13
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 CO4-PT-03-LTLCardinality-05
[[35mlola[0m][I] time limit : 703 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 24 (type EXCL) for CO4-PT-03-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 13
[[35mlola[0m][I] fired transitions : 13
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 17 CO4-PT-03-LTLCardinality-03
[[35mlola[0m][I] time limit : 878 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 18 (type EXCL) for CO4-PT-03-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 25
[[35mlola[0m][I] fired transitions : 26
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 CO4-PT-03-LTLCardinality-00
[[35mlola[0m][I] time limit : 1171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for CO4-PT-03-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 13
[[35mlola[0m][I] fired transitions : 13
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 CO4-PT-03-LTLCardinality-11
[[35mlola[0m][I] time limit : 1757 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for CO4-PT-03-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 73
[[35mlola[0m][I] fired transitions : 123
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 CO4-PT-03-LTLCardinality-14
[[35mlola[0m][I] time limit : 3515 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for CO4-PT-03-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CO4-PT-03"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CO4-PT-03, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r551-tall-171734899100019"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CO4-PT-03.tgz
mv CO4-PT-03 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;