Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r544-smll-171701111100274.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is UtilityControlRoom-PT-Z4T4N10, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r544-smll-171701111100274
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.8M
-rw-r--r-- 1 mcc users 69K Apr 13 06:01 CTLCardinality.txt
-rw-r--r-- 1 mcc users 343K Apr 13 06:01 CTLCardinality.xml
-rw-r--r-- 1 mcc users 135K Apr 13 05:55 CTLFireability.txt
-rw-r--r-- 1 mcc users 544K Apr 13 05:55 CTLFireability.xml
-rw-r--r-- 1 mcc users 32K Apr 23 08:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 106K Apr 23 08:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 20K Apr 23 08:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 70K Apr 23 08:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 112K Apr 13 06:18 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 515K Apr 13 06:18 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 103K Apr 13 06:14 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 403K Apr 13 06:14 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 9.6K Apr 23 08:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 22K Apr 23 08:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 8 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 319K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-00
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-01
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-02
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-03
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-04
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-05
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-06
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-07
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-08
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-09
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-10
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-11
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-12
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-13
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-14
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-15

=== Now, execution of the tool begins

BK_START 1717279509985

Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-PT-Z4T4N10
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-06-01 22:05:11] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-06-01 22:05:12] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-06-01 22:05:12] [INFO ] Load time of PNML (sax parser for PT used): 235 ms
[2024-06-01 22:05:12] [INFO ] Transformed 376 places.
[2024-06-01 22:05:12] [INFO ] Transformed 750 transitions.
[2024-06-01 22:05:12] [INFO ] Parsed PT model containing 376 places and 750 transitions and 2410 arcs in 484 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 77 ms.
[2024-06-01 22:05:12] [INFO ] Reduced 30 identical enabling conditions.
[2024-06-01 22:05:12] [INFO ] Reduced 30 identical enabling conditions.
[2024-06-01 22:05:12] [INFO ] Reduced 30 identical enabling conditions.
[2024-06-01 22:05:12] [INFO ] Reduced 30 identical enabling conditions.
[2024-06-01 22:05:12] [INFO ] Reduced 30 identical enabling conditions.
[2024-06-01 22:05:12] [INFO ] Reduced 30 identical enabling conditions.
[2024-06-01 22:05:12] [INFO ] Reduced 30 identical enabling conditions.
[2024-06-01 22:05:12] [INFO ] Reduced 30 identical enabling conditions.
Ensure Unique test removed 160 transitions
Reduce redundant transitions removed 160 transitions.
Support contains 376 out of 376 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Applied a total of 0 rules in 45 ms. Remains 376 /376 variables (removed 0) and now considering 590/590 (removed 0) transitions.
// Phase 1: matrix 590 rows 376 cols
[2024-06-01 22:05:13] [INFO ] Computed 23 invariants in 59 ms
[2024-06-01 22:05:13] [INFO ] Implicit Places using invariants in 530 ms returned []
[2024-06-01 22:05:13] [INFO ] Invariant cache hit.
[2024-06-01 22:05:14] [INFO ] Implicit Places using invariants and state equation in 480 ms returned []
Implicit Place search using SMT with State Equation took 1069 ms to find 0 implicit places.
Running 580 sub problems to find dead transitions.
[2024-06-01 22:05:14] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/366 variables, 2/2 constraints. Problems are: Problem set: 0 solved, 580 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/366 variables, 0/2 constraints. Problems are: Problem set: 0 solved, 580 unsolved
At refinement iteration 2 (OVERLAPS) 10/376 variables, 21/23 constraints. Problems are: Problem set: 0 solved, 580 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/376 variables, 0/23 constraints. Problems are: Problem set: 0 solved, 580 unsolved
At refinement iteration 4 (OVERLAPS) 590/966 variables, 376/399 constraints. Problems are: Problem set: 0 solved, 580 unsolved
Error getting values : (error "ParserException while parsing response: (timeout
org.smtlib.IParser$ParserException: Unbalanced parentheses at end of input")
Solver is answering 'unknown', stopping.
After SMT solving in domain Real declared 966/966 variables, and 399 constraints, problems are : Problem set: 0 solved, 580 unsolved in 30056 ms.
Refiners :[Positive P Invariants (semi-flows): 23/23 constraints, State Equation: 376/376 constraints, PredecessorRefiner: 580/580 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 580 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/366 variables, 2/2 constraints. Problems are: Problem set: 0 solved, 580 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/366 variables, 0/2 constraints. Problems are: Problem set: 0 solved, 580 unsolved
At refinement iteration 2 (OVERLAPS) 10/376 variables, 21/23 constraints. Problems are: Problem set: 0 solved, 580 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/376 variables, 0/23 constraints. Problems are: Problem set: 0 solved, 580 unsolved
At refinement iteration 4 (OVERLAPS) 590/966 variables, 376/399 constraints. Problems are: Problem set: 0 solved, 580 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/966 variables, 580/979 constraints. Problems are: Problem set: 0 solved, 580 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Int declared 966/966 variables, and 979 constraints, problems are : Problem set: 0 solved, 580 unsolved in 30028 ms.
Refiners :[Positive P Invariants (semi-flows): 23/23 constraints, State Equation: 376/376 constraints, PredecessorRefiner: 580/580 constraints, Known Traps: 0/0 constraints]
After SMT, in 61573ms problems are : Problem set: 0 solved, 580 unsolved
Search for dead transitions found 0 dead transitions in 61616ms
Finished structural reductions in LTL mode , in 1 iterations and 62780 ms. Remains : 376/376 places, 590/590 transitions.
Support contains 376 out of 376 places after structural reductions.
[2024-06-01 22:06:16] [INFO ] Flatten gal took : 183 ms
[2024-06-01 22:06:16] [INFO ] Flatten gal took : 112 ms
[2024-06-01 22:06:17] [INFO ] Input system was already deterministic with 590 transitions.
Reduction of identical properties reduced properties to check from 54 to 52
RANDOM walk for 40000 steps (8 resets) in 4293 ms. (9 steps per ms) remains 3/52 properties
BEST_FIRST walk for 40004 steps (8 resets) in 173 ms. (229 steps per ms) remains 3/3 properties
BEST_FIRST walk for 40004 steps (8 resets) in 102 ms. (388 steps per ms) remains 2/3 properties
BEST_FIRST walk for 40004 steps (8 resets) in 83 ms. (476 steps per ms) remains 1/2 properties
[2024-06-01 22:06:18] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/5 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 1 unsolved
Problem AtomicPropp30 is UNSAT
After SMT solving in domain Real declared 303/966 variables, and 4 constraints, problems are : Problem set: 1 solved, 0 unsolved in 84 ms.
Refiners :[Positive P Invariants (semi-flows): 4/23 constraints, State Equation: 0/376 constraints, PredecessorRefiner: 1/1 constraints, Known Traps: 0/0 constraints]
After SMT, in 102ms problems are : Problem set: 1 solved, 0 unsolved
Skipping Parikh replay, no witness traces provided.
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
[2024-06-01 22:06:19] [INFO ] Flatten gal took : 63 ms
[2024-06-01 22:06:19] [INFO ] Flatten gal took : 86 ms
[2024-06-01 22:06:20] [INFO ] Input system was already deterministic with 590 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Applied a total of 0 rules in 7 ms. Remains 376 /376 variables (removed 0) and now considering 590/590 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 376/376 places, 590/590 transitions.
[2024-06-01 22:06:20] [INFO ] Flatten gal took : 36 ms
[2024-06-01 22:06:20] [INFO ] Flatten gal took : 41 ms
[2024-06-01 22:06:20] [INFO ] Input system was already deterministic with 590 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 256 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 256 transition count 470
Applied a total of 240 rules in 29 ms. Remains 256 /376 variables (removed 120) and now considering 470/590 (removed 120) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 30 ms. Remains : 256/376 places, 470/590 transitions.
[2024-06-01 22:06:20] [INFO ] Flatten gal took : 27 ms
[2024-06-01 22:06:20] [INFO ] Flatten gal took : 31 ms
[2024-06-01 22:06:20] [INFO ] Input system was already deterministic with 470 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Applied a total of 0 rules in 5 ms. Remains 376 /376 variables (removed 0) and now considering 590/590 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 376/376 places, 590/590 transitions.
[2024-06-01 22:06:20] [INFO ] Flatten gal took : 29 ms
[2024-06-01 22:06:20] [INFO ] Flatten gal took : 34 ms
[2024-06-01 22:06:20] [INFO ] Input system was already deterministic with 590 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 256 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 256 transition count 470
Applied a total of 240 rules in 26 ms. Remains 256 /376 variables (removed 120) and now considering 470/590 (removed 120) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 26 ms. Remains : 256/376 places, 470/590 transitions.
[2024-06-01 22:06:20] [INFO ] Flatten gal took : 25 ms
[2024-06-01 22:06:20] [INFO ] Flatten gal took : 29 ms
[2024-06-01 22:06:20] [INFO ] Input system was already deterministic with 470 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Applied a total of 0 rules in 3 ms. Remains 376 /376 variables (removed 0) and now considering 590/590 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 376/376 places, 590/590 transitions.
[2024-06-01 22:06:20] [INFO ] Flatten gal took : 29 ms
[2024-06-01 22:06:20] [INFO ] Flatten gal took : 33 ms
[2024-06-01 22:06:20] [INFO ] Input system was already deterministic with 590 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Applied a total of 0 rules in 25 ms. Remains 376 /376 variables (removed 0) and now considering 590/590 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 26 ms. Remains : 376/376 places, 590/590 transitions.
[2024-06-01 22:06:20] [INFO ] Flatten gal took : 24 ms
[2024-06-01 22:06:21] [INFO ] Flatten gal took : 27 ms
[2024-06-01 22:06:21] [INFO ] Input system was already deterministic with 590 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 256 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 256 transition count 470
Applied a total of 240 rules in 12 ms. Remains 256 /376 variables (removed 120) and now considering 470/590 (removed 120) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 256/376 places, 470/590 transitions.
[2024-06-01 22:06:21] [INFO ] Flatten gal took : 18 ms
[2024-06-01 22:06:21] [INFO ] Flatten gal took : 20 ms
[2024-06-01 22:06:21] [INFO ] Input system was already deterministic with 470 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Applied a total of 0 rules in 3 ms. Remains 376 /376 variables (removed 0) and now considering 590/590 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 376/376 places, 590/590 transitions.
[2024-06-01 22:06:21] [INFO ] Flatten gal took : 25 ms
[2024-06-01 22:06:21] [INFO ] Flatten gal took : 29 ms
[2024-06-01 22:06:21] [INFO ] Input system was already deterministic with 590 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 256 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 256 transition count 470
Applied a total of 240 rules in 15 ms. Remains 256 /376 variables (removed 120) and now considering 470/590 (removed 120) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 15 ms. Remains : 256/376 places, 470/590 transitions.
[2024-06-01 22:06:21] [INFO ] Flatten gal took : 17 ms
[2024-06-01 22:06:21] [INFO ] Flatten gal took : 18 ms
[2024-06-01 22:06:21] [INFO ] Input system was already deterministic with 470 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 256 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 256 transition count 470
Applied a total of 240 rules in 14 ms. Remains 256 /376 variables (removed 120) and now considering 470/590 (removed 120) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 256/376 places, 470/590 transitions.
[2024-06-01 22:06:21] [INFO ] Flatten gal took : 17 ms
[2024-06-01 22:06:21] [INFO ] Flatten gal took : 18 ms
[2024-06-01 22:06:21] [INFO ] Input system was already deterministic with 470 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 116 places :
Symmetric choice reduction at 0 with 116 rule applications. Total rules 116 place count 260 transition count 474
Iterating global reduction 0 with 116 rules applied. Total rules applied 232 place count 260 transition count 474
Applied a total of 232 rules in 12 ms. Remains 260 /376 variables (removed 116) and now considering 474/590 (removed 116) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 260/376 places, 474/590 transitions.
[2024-06-01 22:06:21] [INFO ] Flatten gal took : 17 ms
[2024-06-01 22:06:21] [INFO ] Flatten gal took : 18 ms
[2024-06-01 22:06:21] [INFO ] Input system was already deterministic with 474 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 119 places :
Symmetric choice reduction at 0 with 119 rule applications. Total rules 119 place count 257 transition count 471
Iterating global reduction 0 with 119 rules applied. Total rules applied 238 place count 257 transition count 471
Applied a total of 238 rules in 13 ms. Remains 257 /376 variables (removed 119) and now considering 471/590 (removed 119) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 257/376 places, 471/590 transitions.
[2024-06-01 22:06:21] [INFO ] Flatten gal took : 17 ms
[2024-06-01 22:06:21] [INFO ] Flatten gal took : 18 ms
[2024-06-01 22:06:21] [INFO ] Input system was already deterministic with 471 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 256 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 256 transition count 470
Applied a total of 240 rules in 13 ms. Remains 256 /376 variables (removed 120) and now considering 470/590 (removed 120) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 256/376 places, 470/590 transitions.
[2024-06-01 22:06:21] [INFO ] Flatten gal took : 15 ms
[2024-06-01 22:06:21] [INFO ] Flatten gal took : 16 ms
[2024-06-01 22:06:21] [INFO ] Input system was already deterministic with 470 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 119 places :
Symmetric choice reduction at 0 with 119 rule applications. Total rules 119 place count 257 transition count 471
Iterating global reduction 0 with 119 rules applied. Total rules applied 238 place count 257 transition count 471
Applied a total of 238 rules in 13 ms. Remains 257 /376 variables (removed 119) and now considering 471/590 (removed 119) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 15 ms. Remains : 257/376 places, 471/590 transitions.
[2024-06-01 22:06:21] [INFO ] Flatten gal took : 15 ms
[2024-06-01 22:06:21] [INFO ] Flatten gal took : 16 ms
[2024-06-01 22:06:21] [INFO ] Input system was already deterministic with 471 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 119 places :
Symmetric choice reduction at 0 with 119 rule applications. Total rules 119 place count 257 transition count 471
Iterating global reduction 0 with 119 rules applied. Total rules applied 238 place count 257 transition count 471
Applied a total of 238 rules in 13 ms. Remains 257 /376 variables (removed 119) and now considering 471/590 (removed 119) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 257/376 places, 471/590 transitions.
[2024-06-01 22:06:21] [INFO ] Flatten gal took : 15 ms
[2024-06-01 22:06:22] [INFO ] Flatten gal took : 16 ms
[2024-06-01 22:06:22] [INFO ] Input system was already deterministic with 471 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 256 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 256 transition count 470
Applied a total of 240 rules in 14 ms. Remains 256 /376 variables (removed 120) and now considering 470/590 (removed 120) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 256/376 places, 470/590 transitions.
[2024-06-01 22:06:22] [INFO ] Flatten gal took : 15 ms
[2024-06-01 22:06:22] [INFO ] Flatten gal took : 16 ms
[2024-06-01 22:06:22] [INFO ] Input system was already deterministic with 470 transitions.
[2024-06-01 22:06:22] [INFO ] Flatten gal took : 67 ms
[2024-06-01 22:06:22] [INFO ] Flatten gal took : 65 ms
[2024-06-01 22:06:23] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 53 ms.
[2024-06-01 22:06:23] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 376 places, 590 transitions and 1770 arcs took 9 ms.
Total runtime 71176 ms.
There are residual formulas that ITS could not solve within timeout
Usage: pnml2lts-sym [-gvqh] [--order=]
[--mu-opt] [--saturation=]
[--sat-granularity=] [--save-sat-levels]
[--guidance=] [-d|--deadlock]
[--action=] [-i|--invariant=STRING] [-n|--no-exit]
[--trace=] [--type=]
[--mu=.mu] [--ctl-star=.ctl]
[--ctl=.ctl] [--ltl=.ltl] [--dot=STRING]
[--save-levels=STRING] [--pg-solve] [--attr=]
[--saturating-attractor] [--write-strategy=.spg]
[--check-strategy] [--interactive-play] [--player]
[--pg-write=.spg] [--no-matrix] [--noack=<1|2>]
[--edge-label=] [--labels] [-m|--matrix]
[--mucalc=.mcf|] [-c|--cache]
[--allow-undefined-edges] [--allow-undefined-values]
[-p|--por= (default: heur)]
[--weak=[valmari] (default: uses stronger left-commutativity)]
[--leap] [-r|--regroup=<(T,)+>] [--sloan-w1=] [--sloan-w2=]
[--cw-max-cols=] [--cw-max-rows=] [--col-ins=<(C.C',)+>]
[--mh-timeout=] [--row-perm=<(R,)+>] [--col-perm=<(C,)+>]
[--graph-metrics] [--regroup-exit] [--regroup-time]
[-g|--pins-guards] [--vset=] [--ldd32-step=]
[--ldd32-cache=] [--ldd-step=] [--ldd-cache=]
[--cache-ratio=] [--max-increase=]
[--min-free-nodes=] [--fdd-bits=]
[--fdd-reorder=]
[--vset-cache-diff=] [--no-soundness-check] [--precise]
[--next-union] [--peak-nodes] [--maxsum=]
[--block-size=] [--cluster-size=] [-v] [-q]
[--debug=] [--stats] [--where] [--when]
[--timeout=INT] [--version] [-h|--help] [--usage]
[OPTIONS] []
Could not compute solution for formula : UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-00
Could not compute solution for formula : UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-01
Could not compute solution for formula : UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-02
Could not compute solution for formula : UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-03
Could not compute solution for formula : UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-04
Could not compute solution for formula : UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-05
Could not compute solution for formula : UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-06
Could not compute solution for formula : UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-07
Could not compute solution for formula : UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-08
Could not compute solution for formula : UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-09
Could not compute solution for formula : UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-10
Could not compute solution for formula : UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-11
Could not compute solution for formula : UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-12
Could not compute solution for formula : UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-13
Could not compute solution for formula : UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-14
Could not compute solution for formula : UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-15

BK_STOP 1717279583880

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2024
ctl formula name UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-00
ctl formula formula --ctl=/tmp/528/ctl_0_
ctl formula name UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-01
ctl formula formula --ctl=/tmp/528/ctl_1_
ctl formula name UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-02
ctl formula formula --ctl=/tmp/528/ctl_2_
ctl formula name UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-03
ctl formula formula --ctl=/tmp/528/ctl_3_
ctl formula name UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-04
ctl formula formula --ctl=/tmp/528/ctl_4_
ctl formula name UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-05
ctl formula formula --ctl=/tmp/528/ctl_5_
ctl formula name UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-06
ctl formula formula --ctl=/tmp/528/ctl_6_
ctl formula name UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-07
ctl formula formula --ctl=/tmp/528/ctl_7_
ctl formula name UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-08
ctl formula formula --ctl=/tmp/528/ctl_8_
ctl formula name UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-09
ctl formula formula --ctl=/tmp/528/ctl_9_
ctl formula name UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-10
ctl formula formula --ctl=/tmp/528/ctl_10_
ctl formula name UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-11
ctl formula formula --ctl=/tmp/528/ctl_11_
ctl formula name UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-12
ctl formula formula --ctl=/tmp/528/ctl_12_
ctl formula name UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-13
ctl formula formula --ctl=/tmp/528/ctl_13_
ctl formula name UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-14
ctl formula formula --ctl=/tmp/528/ctl_14_
ctl formula name UtilityControlRoom-PT-Z4T4N10-CTLFireability-2024-15
ctl formula formula --ctl=/tmp/528/ctl_15_
pnml2lts-sym, ** error **: unknown vector set implementation lddmc

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z4T4N10"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is UtilityControlRoom-PT-Z4T4N10, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r544-smll-171701111100274"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z4T4N10.tgz
mv UtilityControlRoom-PT-Z4T4N10 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;