About the Execution of LTSMin+red for UtilityControlRoom-PT-Z4T3N10
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 707.128 | 71963.00 | 105934.00 | 410.50 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r544-smll-171701111100234.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is UtilityControlRoom-PT-Z4T3N10, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r544-smll-171701111100234
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.5M
-rw-r--r-- 1 mcc users 38K Apr 13 05:20 CTLCardinality.txt
-rw-r--r-- 1 mcc users 177K Apr 13 05:20 CTLCardinality.xml
-rw-r--r-- 1 mcc users 78K Apr 13 05:15 CTLFireability.txt
-rw-r--r-- 1 mcc users 295K Apr 13 05:15 CTLFireability.xml
-rw-r--r-- 1 mcc users 30K Apr 23 08:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 101K Apr 23 08:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 43K Apr 23 08:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 129K Apr 23 08:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 110K Apr 13 05:33 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 507K Apr 13 05:33 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 121K Apr 13 05:29 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 475K Apr 13 05:29 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 4.2K Apr 23 08:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 9.0K Apr 23 08:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 8 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 319K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-00
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-01
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-02
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-03
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-04
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-05
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-06
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-07
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-08
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-09
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-10
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-11
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-12
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-13
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-14
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717275404021
Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-PT-Z4T3N10
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-06-01 20:56:46] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-06-01 20:56:46] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-06-01 20:56:46] [INFO ] Load time of PNML (sax parser for PT used): 234 ms
[2024-06-01 20:56:46] [INFO ] Transformed 376 places.
[2024-06-01 20:56:46] [INFO ] Transformed 750 transitions.
[2024-06-01 20:56:46] [INFO ] Parsed PT model containing 376 places and 750 transitions and 2410 arcs in 442 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 45 ms.
Ensure Unique test removed 160 transitions
Reduce redundant transitions removed 160 transitions.
Support contains 368 out of 376 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Applied a total of 0 rules in 23 ms. Remains 376 /376 variables (removed 0) and now considering 590/590 (removed 0) transitions.
// Phase 1: matrix 590 rows 376 cols
[2024-06-01 20:56:47] [INFO ] Computed 23 invariants in 56 ms
[2024-06-01 20:56:47] [INFO ] Implicit Places using invariants in 500 ms returned []
[2024-06-01 20:56:47] [INFO ] Invariant cache hit.
[2024-06-01 20:56:48] [INFO ] Implicit Places using invariants and state equation in 510 ms returned []
Implicit Place search using SMT with State Equation took 1064 ms to find 0 implicit places.
Running 580 sub problems to find dead transitions.
[2024-06-01 20:56:48] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/366 variables, 2/2 constraints. Problems are: Problem set: 0 solved, 580 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/366 variables, 0/2 constraints. Problems are: Problem set: 0 solved, 580 unsolved
At refinement iteration 2 (OVERLAPS) 10/376 variables, 21/23 constraints. Problems are: Problem set: 0 solved, 580 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/376 variables, 0/23 constraints. Problems are: Problem set: 0 solved, 580 unsolved
At refinement iteration 4 (OVERLAPS) 590/966 variables, 376/399 constraints. Problems are: Problem set: 0 solved, 580 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Real declared 966/966 variables, and 399 constraints, problems are : Problem set: 0 solved, 580 unsolved in 30046 ms.
Refiners :[Positive P Invariants (semi-flows): 23/23 constraints, State Equation: 376/376 constraints, PredecessorRefiner: 580/580 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 580 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/366 variables, 2/2 constraints. Problems are: Problem set: 0 solved, 580 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/366 variables, 0/2 constraints. Problems are: Problem set: 0 solved, 580 unsolved
At refinement iteration 2 (OVERLAPS) 10/376 variables, 21/23 constraints. Problems are: Problem set: 0 solved, 580 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/376 variables, 0/23 constraints. Problems are: Problem set: 0 solved, 580 unsolved
At refinement iteration 4 (OVERLAPS) 590/966 variables, 376/399 constraints. Problems are: Problem set: 0 solved, 580 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/966 variables, 580/979 constraints. Problems are: Problem set: 0 solved, 580 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Int declared 966/966 variables, and 979 constraints, problems are : Problem set: 0 solved, 580 unsolved in 30026 ms.
Refiners :[Positive P Invariants (semi-flows): 23/23 constraints, State Equation: 376/376 constraints, PredecessorRefiner: 580/580 constraints, Known Traps: 0/0 constraints]
After SMT, in 61646ms problems are : Problem set: 0 solved, 580 unsolved
Search for dead transitions found 0 dead transitions in 61721ms
Finished structural reductions in LTL mode , in 1 iterations and 62849 ms. Remains : 376/376 places, 590/590 transitions.
Support contains 368 out of 376 places after structural reductions.
[2024-06-01 20:57:50] [INFO ] Flatten gal took : 160 ms
[2024-06-01 20:57:50] [INFO ] Flatten gal took : 97 ms
[2024-06-01 20:57:51] [INFO ] Input system was already deterministic with 590 transitions.
Reduction of identical properties reduced properties to check from 60 to 56
RANDOM walk for 40000 steps (8 resets) in 2705 ms. (14 steps per ms) remains 1/56 properties
BEST_FIRST walk for 23212 steps (4 resets) in 89 ms. (257 steps per ms) remains 0/1 properties
[2024-06-01 20:57:52] [INFO ] Flatten gal took : 56 ms
[2024-06-01 20:57:52] [INFO ] Flatten gal took : 66 ms
[2024-06-01 20:57:52] [INFO ] Input system was already deterministic with 590 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Performed 40 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 40 Pre rules applied. Total rules applied 0 place count 376 transition count 550
Deduced a syphon composed of 40 places in 2 ms
Reduce places removed 40 places and 0 transitions.
Iterating global reduction 0 with 80 rules applied. Total rules applied 80 place count 336 transition count 550
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 1 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 0 with 20 rules applied. Total rules applied 100 place count 326 transition count 540
Applied a total of 100 rules in 83 ms. Remains 326 /376 variables (removed 50) and now considering 540/590 (removed 50) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 83 ms. Remains : 326/376 places, 540/590 transitions.
[2024-06-01 20:57:52] [INFO ] Flatten gal took : 31 ms
[2024-06-01 20:57:52] [INFO ] Flatten gal took : 32 ms
[2024-06-01 20:57:52] [INFO ] Input system was already deterministic with 540 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 160 transitions
Trivial Post-agglo rules discarded 160 transitions
Performed 160 trivial Post agglomeration. Transition count delta: 160
Iterating post reduction 0 with 160 rules applied. Total rules applied 160 place count 376 transition count 430
Reduce places removed 160 places and 0 transitions.
Ensure Unique test removed 40 transitions
Reduce isomorphic transitions removed 40 transitions.
Iterating post reduction 1 with 200 rules applied. Total rules applied 360 place count 216 transition count 390
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 363 place count 213 transition count 270
Iterating global reduction 2 with 3 rules applied. Total rules applied 366 place count 213 transition count 270
Discarding 30 places :
Symmetric choice reduction at 2 with 30 rule applications. Total rules 396 place count 183 transition count 240
Iterating global reduction 2 with 30 rules applied. Total rules applied 426 place count 183 transition count 240
Applied a total of 426 rules in 59 ms. Remains 183 /376 variables (removed 193) and now considering 240/590 (removed 350) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 61 ms. Remains : 183/376 places, 240/590 transitions.
[2024-06-01 20:57:53] [INFO ] Flatten gal took : 13 ms
[2024-06-01 20:57:53] [INFO ] Flatten gal took : 13 ms
[2024-06-01 20:57:53] [INFO ] Input system was already deterministic with 240 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Applied a total of 0 rules in 4 ms. Remains 376 /376 variables (removed 0) and now considering 590/590 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 376/376 places, 590/590 transitions.
[2024-06-01 20:57:53] [INFO ] Flatten gal took : 29 ms
[2024-06-01 20:57:53] [INFO ] Flatten gal took : 32 ms
[2024-06-01 20:57:53] [INFO ] Input system was already deterministic with 590 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 256 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 256 transition count 470
Applied a total of 240 rules in 11 ms. Remains 256 /376 variables (removed 120) and now considering 470/590 (removed 120) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 256/376 places, 470/590 transitions.
[2024-06-01 20:57:53] [INFO ] Flatten gal took : 25 ms
[2024-06-01 20:57:53] [INFO ] Flatten gal took : 27 ms
[2024-06-01 20:57:53] [INFO ] Input system was already deterministic with 470 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Applied a total of 0 rules in 5 ms. Remains 376 /376 variables (removed 0) and now considering 590/590 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 376/376 places, 590/590 transitions.
[2024-06-01 20:57:53] [INFO ] Flatten gal took : 26 ms
[2024-06-01 20:57:53] [INFO ] Flatten gal took : 29 ms
[2024-06-01 20:57:53] [INFO ] Input system was already deterministic with 590 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Applied a total of 0 rules in 4 ms. Remains 376 /376 variables (removed 0) and now considering 590/590 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 376/376 places, 590/590 transitions.
[2024-06-01 20:57:53] [INFO ] Flatten gal took : 26 ms
[2024-06-01 20:57:53] [INFO ] Flatten gal took : 32 ms
[2024-06-01 20:57:53] [INFO ] Input system was already deterministic with 590 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 256 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 256 transition count 470
Applied a total of 240 rules in 12 ms. Remains 256 /376 variables (removed 120) and now considering 470/590 (removed 120) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 256/376 places, 470/590 transitions.
[2024-06-01 20:57:53] [INFO ] Flatten gal took : 19 ms
[2024-06-01 20:57:53] [INFO ] Flatten gal took : 20 ms
[2024-06-01 20:57:53] [INFO ] Input system was already deterministic with 470 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Performed 160 Post agglomeration using F-continuation condition.Transition count delta: 160
Iterating post reduction 0 with 160 rules applied. Total rules applied 160 place count 376 transition count 430
Reduce places removed 160 places and 0 transitions.
Ensure Unique test removed 40 transitions
Reduce isomorphic transitions removed 40 transitions.
Iterating post reduction 1 with 200 rules applied. Total rules applied 360 place count 216 transition count 390
Performed 40 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 40 Pre rules applied. Total rules applied 360 place count 216 transition count 350
Deduced a syphon composed of 40 places in 0 ms
Reduce places removed 40 places and 0 transitions.
Iterating global reduction 2 with 80 rules applied. Total rules applied 440 place count 176 transition count 350
Applied a total of 440 rules in 66 ms. Remains 176 /376 variables (removed 200) and now considering 350/590 (removed 240) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 66 ms. Remains : 176/376 places, 350/590 transitions.
[2024-06-01 20:57:53] [INFO ] Flatten gal took : 15 ms
[2024-06-01 20:57:53] [INFO ] Flatten gal took : 16 ms
[2024-06-01 20:57:53] [INFO ] Input system was already deterministic with 350 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 256 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 256 transition count 470
Applied a total of 240 rules in 13 ms. Remains 256 /376 variables (removed 120) and now considering 470/590 (removed 120) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 256/376 places, 470/590 transitions.
[2024-06-01 20:57:54] [INFO ] Flatten gal took : 18 ms
[2024-06-01 20:57:54] [INFO ] Flatten gal took : 19 ms
[2024-06-01 20:57:54] [INFO ] Input system was already deterministic with 470 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 159 transitions
Trivial Post-agglo rules discarded 159 transitions
Performed 159 trivial Post agglomeration. Transition count delta: 159
Iterating post reduction 0 with 159 rules applied. Total rules applied 159 place count 376 transition count 431
Reduce places removed 159 places and 0 transitions.
Ensure Unique test removed 40 transitions
Reduce isomorphic transitions removed 40 transitions.
Iterating post reduction 1 with 199 rules applied. Total rules applied 358 place count 217 transition count 391
Performed 40 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 40 Pre rules applied. Total rules applied 358 place count 217 transition count 351
Deduced a syphon composed of 40 places in 1 ms
Reduce places removed 40 places and 0 transitions.
Iterating global reduction 2 with 80 rules applied. Total rules applied 438 place count 177 transition count 351
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 440 place count 175 transition count 271
Iterating global reduction 2 with 2 rules applied. Total rules applied 442 place count 175 transition count 271
Discarding 20 places :
Symmetric choice reduction at 2 with 20 rule applications. Total rules 462 place count 155 transition count 251
Iterating global reduction 2 with 20 rules applied. Total rules applied 482 place count 155 transition count 251
Discarding 20 places :
Symmetric choice reduction at 2 with 20 rule applications. Total rules 502 place count 135 transition count 211
Iterating global reduction 2 with 20 rules applied. Total rules applied 522 place count 135 transition count 211
Discarding 19 places :
Symmetric choice reduction at 2 with 19 rule applications. Total rules 541 place count 116 transition count 173
Iterating global reduction 2 with 19 rules applied. Total rules applied 560 place count 116 transition count 173
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Iterating post reduction 2 with 19 rules applied. Total rules applied 579 place count 116 transition count 154
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 3 with 20 rules applied. Total rules applied 599 place count 106 transition count 144
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 3 with 21 rules applied. Total rules applied 620 place count 95 transition count 134
Performed 20 Post agglomeration using F-continuation condition.Transition count delta: 20
Deduced a syphon composed of 20 places in 0 ms
Reduce places removed 20 places and 0 transitions.
Iterating global reduction 3 with 40 rules applied. Total rules applied 660 place count 75 transition count 114
Applied a total of 660 rules in 44 ms. Remains 75 /376 variables (removed 301) and now considering 114/590 (removed 476) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 44 ms. Remains : 75/376 places, 114/590 transitions.
[2024-06-01 20:57:54] [INFO ] Flatten gal took : 5 ms
[2024-06-01 20:57:54] [INFO ] Flatten gal took : 5 ms
[2024-06-01 20:57:54] [INFO ] Input system was already deterministic with 114 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 256 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 256 transition count 470
Applied a total of 240 rules in 12 ms. Remains 256 /376 variables (removed 120) and now considering 470/590 (removed 120) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 256/376 places, 470/590 transitions.
[2024-06-01 20:57:54] [INFO ] Flatten gal took : 17 ms
[2024-06-01 20:57:54] [INFO ] Flatten gal took : 18 ms
[2024-06-01 20:57:54] [INFO ] Input system was already deterministic with 470 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 119 places :
Symmetric choice reduction at 0 with 119 rule applications. Total rules 119 place count 257 transition count 471
Iterating global reduction 0 with 119 rules applied. Total rules applied 238 place count 257 transition count 471
Applied a total of 238 rules in 12 ms. Remains 257 /376 variables (removed 119) and now considering 471/590 (removed 119) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 257/376 places, 471/590 transitions.
[2024-06-01 20:57:54] [INFO ] Flatten gal took : 17 ms
[2024-06-01 20:57:54] [INFO ] Flatten gal took : 18 ms
[2024-06-01 20:57:54] [INFO ] Input system was already deterministic with 471 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Performed 154 Post agglomeration using F-continuation condition.Transition count delta: 154
Iterating post reduction 0 with 154 rules applied. Total rules applied 154 place count 376 transition count 436
Reduce places removed 154 places and 0 transitions.
Ensure Unique test removed 39 transitions
Reduce isomorphic transitions removed 39 transitions.
Iterating post reduction 1 with 193 rules applied. Total rules applied 347 place count 222 transition count 397
Performed 37 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 37 Pre rules applied. Total rules applied 347 place count 222 transition count 360
Deduced a syphon composed of 37 places in 0 ms
Reduce places removed 37 places and 0 transitions.
Iterating global reduction 2 with 74 rules applied. Total rules applied 421 place count 185 transition count 360
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 424 place count 182 transition count 357
Iterating global reduction 2 with 3 rules applied. Total rules applied 427 place count 182 transition count 357
Partial Post-agglomeration rule applied 12 times.
Drop transitions (Partial Post agglomeration) removed 12 transitions
Iterating global reduction 2 with 12 rules applied. Total rules applied 439 place count 182 transition count 357
Applied a total of 439 rules in 45 ms. Remains 182 /376 variables (removed 194) and now considering 357/590 (removed 233) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 45 ms. Remains : 182/376 places, 357/590 transitions.
[2024-06-01 20:57:54] [INFO ] Flatten gal took : 14 ms
[2024-06-01 20:57:54] [INFO ] Flatten gal took : 15 ms
[2024-06-01 20:57:54] [INFO ] Input system was already deterministic with 357 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 119 places :
Symmetric choice reduction at 0 with 119 rule applications. Total rules 119 place count 257 transition count 471
Iterating global reduction 0 with 119 rules applied. Total rules applied 238 place count 257 transition count 471
Applied a total of 238 rules in 12 ms. Remains 257 /376 variables (removed 119) and now considering 471/590 (removed 119) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 257/376 places, 471/590 transitions.
[2024-06-01 20:57:54] [INFO ] Flatten gal took : 17 ms
[2024-06-01 20:57:54] [INFO ] Flatten gal took : 19 ms
[2024-06-01 20:57:54] [INFO ] Input system was already deterministic with 471 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 118 places :
Symmetric choice reduction at 0 with 118 rule applications. Total rules 118 place count 258 transition count 472
Iterating global reduction 0 with 118 rules applied. Total rules applied 236 place count 258 transition count 472
Applied a total of 236 rules in 16 ms. Remains 258 /376 variables (removed 118) and now considering 472/590 (removed 118) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 16 ms. Remains : 258/376 places, 472/590 transitions.
[2024-06-01 20:57:54] [INFO ] Flatten gal took : 18 ms
[2024-06-01 20:57:54] [INFO ] Flatten gal took : 19 ms
[2024-06-01 20:57:54] [INFO ] Input system was already deterministic with 472 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 116 places :
Symmetric choice reduction at 0 with 116 rule applications. Total rules 116 place count 260 transition count 474
Iterating global reduction 0 with 116 rules applied. Total rules applied 232 place count 260 transition count 474
Applied a total of 232 rules in 12 ms. Remains 260 /376 variables (removed 116) and now considering 474/590 (removed 116) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 260/376 places, 474/590 transitions.
[2024-06-01 20:57:54] [INFO ] Flatten gal took : 18 ms
[2024-06-01 20:57:54] [INFO ] Flatten gal took : 19 ms
[2024-06-01 20:57:54] [INFO ] Input system was already deterministic with 474 transitions.
[2024-06-01 20:57:54] [INFO ] Flatten gal took : 47 ms
[2024-06-01 20:57:55] [INFO ] Flatten gal took : 47 ms
[2024-06-01 20:57:55] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 38 ms.
[2024-06-01 20:57:55] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 376 places, 590 transitions and 1770 arcs took 11 ms.
Total runtime 69185 ms.
There are residual formulas that ITS could not solve within timeout
Usage: pnml2lts-sym [-gvqh] [--order=
[--mu-opt] [--saturation=
[--sat-granularity=
[--guidance=
[--action=
[--trace=
[--mu=
[--ctl=
[--save-levels=STRING] [--pg-solve] [--attr=
[--saturating-attractor] [--write-strategy=
[--check-strategy] [--interactive-play] [--player]
[--pg-write=
[--edge-label=
[--mucalc=
[--allow-undefined-edges] [--allow-undefined-values]
[-p|--por=
[--weak=[valmari] (default: uses stronger left-commutativity)]
[--leap] [-r|--regroup=<(T,)+>] [--sloan-w1=
[--cw-max-cols=
[--mh-timeout=
[--graph-metrics] [--regroup-exit] [--regroup-time]
[-g|--pins-guards] [--vset=
[--ldd32-cache=
[--cache-ratio=
[--min-free-nodes=
[--fdd-reorder=
[--vset-cache-diff=
[--next-union] [--peak-nodes] [--maxsum=
[--block-size=
[--debug=
[--timeout=INT] [--version] [-h|--help] [--usage]
[OPTIONS]
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-00
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-01
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-02
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-03
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-04
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-05
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-06
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-07
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-08
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-09
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-10
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-11
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-12
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-13
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-14
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-15
BK_STOP 1717275475984
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2024
ctl formula name UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-00
ctl formula formula --ctl=/tmp/527/ctl_0_
ctl formula name UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-01
ctl formula formula --ctl=/tmp/527/ctl_1_
ctl formula name UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-02
ctl formula formula --ctl=/tmp/527/ctl_2_
ctl formula name UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-03
ctl formula formula --ctl=/tmp/527/ctl_3_
ctl formula name UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-04
ctl formula formula --ctl=/tmp/527/ctl_4_
ctl formula name UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-05
ctl formula formula --ctl=/tmp/527/ctl_5_
ctl formula name UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-06
ctl formula formula --ctl=/tmp/527/ctl_6_
ctl formula name UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-07
ctl formula formula --ctl=/tmp/527/ctl_7_
ctl formula name UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-08
ctl formula formula --ctl=/tmp/527/ctl_8_
ctl formula name UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-09
ctl formula formula --ctl=/tmp/527/ctl_9_
ctl formula name UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-10
ctl formula formula --ctl=/tmp/527/ctl_10_
ctl formula name UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-11
ctl formula formula --ctl=/tmp/527/ctl_11_
ctl formula name UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-12
ctl formula formula --ctl=/tmp/527/ctl_12_
ctl formula name UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-13
ctl formula formula --ctl=/tmp/527/ctl_13_
ctl formula name UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-14
ctl formula formula --ctl=/tmp/527/ctl_14_
ctl formula name UtilityControlRoom-PT-Z4T3N10-CTLFireability-2024-15
ctl formula formula --ctl=/tmp/527/ctl_15_
pnml2lts-sym, ** error **: unknown vector set implementation lddmc
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z4T3N10"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is UtilityControlRoom-PT-Z4T3N10, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r544-smll-171701111100234"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z4T3N10.tgz
mv UtilityControlRoom-PT-Z4T3N10 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;