About the Execution of LTSMin+red for UtilityControlRoom-PT-Z4T3N06
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 625.531 | 53983.00 | 78802.00 | 396.10 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r544-smll-171701111000218.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is UtilityControlRoom-PT-Z4T3N06, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r544-smll-171701111000218
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.4M
-rw-r--r-- 1 mcc users 23K Apr 13 05:13 CTLCardinality.txt
-rw-r--r-- 1 mcc users 119K Apr 13 05:13 CTLCardinality.xml
-rw-r--r-- 1 mcc users 56K Apr 13 05:09 CTLFireability.txt
-rw-r--r-- 1 mcc users 212K Apr 13 05:09 CTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 23 08:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 47K Apr 23 08:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 27K Apr 23 08:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 82K Apr 23 08:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 33K Apr 13 05:27 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 180K Apr 13 05:27 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 65K Apr 13 05:23 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 274K Apr 13 05:23 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 4.9K Apr 23 08:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 11K Apr 23 08:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 8 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 191K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-00
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-01
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-02
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-03
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-04
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-05
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-06
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-07
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-08
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-09
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-10
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-11
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-12
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-13
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-14
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717274215956
Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-PT-Z4T3N06
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-06-01 20:36:57] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-06-01 20:36:57] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-06-01 20:36:58] [INFO ] Load time of PNML (sax parser for PT used): 166 ms
[2024-06-01 20:36:58] [INFO ] Transformed 228 places.
[2024-06-01 20:36:58] [INFO ] Transformed 450 transitions.
[2024-06-01 20:36:58] [INFO ] Parsed PT model containing 228 places and 450 transitions and 1446 arcs in 379 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 51 ms.
[2024-06-01 20:36:58] [INFO ] Reduced 18 identical enabling conditions.
[2024-06-01 20:36:58] [INFO ] Reduced 18 identical enabling conditions.
[2024-06-01 20:36:58] [INFO ] Reduced 18 identical enabling conditions.
[2024-06-01 20:36:58] [INFO ] Reduced 18 identical enabling conditions.
[2024-06-01 20:36:58] [INFO ] Reduced 18 identical enabling conditions.
[2024-06-01 20:36:58] [INFO ] Reduced 18 identical enabling conditions.
Ensure Unique test removed 96 transitions
Reduce redundant transitions removed 96 transitions.
Support contains 228 out of 228 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Applied a total of 0 rules in 18 ms. Remains 228 /228 variables (removed 0) and now considering 354/354 (removed 0) transitions.
// Phase 1: matrix 354 rows 228 cols
[2024-06-01 20:36:58] [INFO ] Computed 15 invariants in 34 ms
[2024-06-01 20:36:59] [INFO ] Implicit Places using invariants in 496 ms returned []
[2024-06-01 20:36:59] [INFO ] Invariant cache hit.
[2024-06-01 20:36:59] [INFO ] Implicit Places using invariants and state equation in 339 ms returned []
Implicit Place search using SMT with State Equation took 903 ms to find 0 implicit places.
Running 348 sub problems to find dead transitions.
[2024-06-01 20:36:59] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/222 variables, 2/2 constraints. Problems are: Problem set: 0 solved, 348 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/222 variables, 0/2 constraints. Problems are: Problem set: 0 solved, 348 unsolved
At refinement iteration 2 (OVERLAPS) 6/228 variables, 13/15 constraints. Problems are: Problem set: 0 solved, 348 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/228 variables, 0/15 constraints. Problems are: Problem set: 0 solved, 348 unsolved
At refinement iteration 4 (OVERLAPS) 354/582 variables, 228/243 constraints. Problems are: Problem set: 0 solved, 348 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/582 variables, 0/243 constraints. Problems are: Problem set: 0 solved, 348 unsolved
At refinement iteration 6 (OVERLAPS) 0/582 variables, 0/243 constraints. Problems are: Problem set: 0 solved, 348 unsolved
No progress, stopping.
After SMT solving in domain Real declared 582/582 variables, and 243 constraints, problems are : Problem set: 0 solved, 348 unsolved in 18434 ms.
Refiners :[Positive P Invariants (semi-flows): 15/15 constraints, State Equation: 228/228 constraints, PredecessorRefiner: 348/348 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 348 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/222 variables, 2/2 constraints. Problems are: Problem set: 0 solved, 348 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/222 variables, 0/2 constraints. Problems are: Problem set: 0 solved, 348 unsolved
At refinement iteration 2 (OVERLAPS) 6/228 variables, 13/15 constraints. Problems are: Problem set: 0 solved, 348 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/228 variables, 0/15 constraints. Problems are: Problem set: 0 solved, 348 unsolved
At refinement iteration 4 (OVERLAPS) 354/582 variables, 228/243 constraints. Problems are: Problem set: 0 solved, 348 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/582 variables, 348/591 constraints. Problems are: Problem set: 0 solved, 348 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/582 variables, 0/591 constraints. Problems are: Problem set: 0 solved, 348 unsolved
At refinement iteration 7 (OVERLAPS) 0/582 variables, 0/591 constraints. Problems are: Problem set: 0 solved, 348 unsolved
No progress, stopping.
After SMT solving in domain Int declared 582/582 variables, and 591 constraints, problems are : Problem set: 0 solved, 348 unsolved in 26784 ms.
Refiners :[Positive P Invariants (semi-flows): 15/15 constraints, State Equation: 228/228 constraints, PredecessorRefiner: 348/348 constraints, Known Traps: 0/0 constraints]
After SMT, in 45913ms problems are : Problem set: 0 solved, 348 unsolved
Search for dead transitions found 0 dead transitions in 45949ms
Finished structural reductions in LTL mode , in 1 iterations and 46911 ms. Remains : 228/228 places, 354/354 transitions.
Support contains 228 out of 228 places after structural reductions.
[2024-06-01 20:37:45] [INFO ] Flatten gal took : 156 ms
[2024-06-01 20:37:46] [INFO ] Flatten gal took : 76 ms
[2024-06-01 20:37:46] [INFO ] Input system was already deterministic with 354 transitions.
Reduction of identical properties reduced properties to check from 56 to 53
RANDOM walk for 40000 steps (8 resets) in 2557 ms. (15 steps per ms) remains 1/53 properties
BEST_FIRST walk for 40003 steps (8 resets) in 297 ms. (134 steps per ms) remains 1/1 properties
[2024-06-01 20:37:47] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/7 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 1 unsolved
Problem AtomicPropp54 is UNSAT
After SMT solving in domain Real declared 193/582 variables, and 5 constraints, problems are : Problem set: 1 solved, 0 unsolved in 69 ms.
Refiners :[Positive P Invariants (semi-flows): 5/15 constraints, State Equation: 0/228 constraints, PredecessorRefiner: 1/1 constraints, Known Traps: 0/0 constraints]
After SMT, in 83ms problems are : Problem set: 1 solved, 0 unsolved
Skipping Parikh replay, no witness traces provided.
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
[2024-06-01 20:37:47] [INFO ] Flatten gal took : 35 ms
[2024-06-01 20:37:47] [INFO ] Flatten gal took : 40 ms
[2024-06-01 20:37:47] [INFO ] Input system was already deterministic with 354 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Applied a total of 0 rules in 5 ms. Remains 228 /228 variables (removed 0) and now considering 354/354 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 228/228 places, 354/354 transitions.
[2024-06-01 20:37:47] [INFO ] Flatten gal took : 24 ms
[2024-06-01 20:37:47] [INFO ] Flatten gal took : 23 ms
[2024-06-01 20:37:47] [INFO ] Input system was already deterministic with 354 transitions.
Starting structural reductions in LTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Discarding 72 places :
Symmetric choice reduction at 0 with 72 rule applications. Total rules 72 place count 156 transition count 282
Iterating global reduction 0 with 72 rules applied. Total rules applied 144 place count 156 transition count 282
Applied a total of 144 rules in 19 ms. Remains 156 /228 variables (removed 72) and now considering 282/354 (removed 72) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 20 ms. Remains : 156/228 places, 282/354 transitions.
[2024-06-01 20:37:47] [INFO ] Flatten gal took : 17 ms
[2024-06-01 20:37:48] [INFO ] Flatten gal took : 18 ms
[2024-06-01 20:37:48] [INFO ] Input system was already deterministic with 282 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 96 transitions
Trivial Post-agglo rules discarded 96 transitions
Performed 96 trivial Post agglomeration. Transition count delta: 96
Iterating post reduction 0 with 96 rules applied. Total rules applied 96 place count 228 transition count 258
Reduce places removed 96 places and 0 transitions.
Ensure Unique test removed 24 transitions
Reduce isomorphic transitions removed 24 transitions.
Iterating post reduction 1 with 120 rules applied. Total rules applied 216 place count 132 transition count 234
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 219 place count 129 transition count 162
Iterating global reduction 2 with 3 rules applied. Total rules applied 222 place count 129 transition count 162
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 1 ms
Ensure Unique test removed 1 places
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 2 with 13 rules applied. Total rules applied 235 place count 122 transition count 156
Applied a total of 235 rules in 47 ms. Remains 122 /228 variables (removed 106) and now considering 156/354 (removed 198) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 47 ms. Remains : 122/228 places, 156/354 transitions.
[2024-06-01 20:37:48] [INFO ] Flatten gal took : 7 ms
[2024-06-01 20:37:48] [INFO ] Flatten gal took : 8 ms
[2024-06-01 20:37:48] [INFO ] Input system was already deterministic with 156 transitions.
Starting structural reductions in LTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Discarding 72 places :
Symmetric choice reduction at 0 with 72 rule applications. Total rules 72 place count 156 transition count 282
Iterating global reduction 0 with 72 rules applied. Total rules applied 144 place count 156 transition count 282
Applied a total of 144 rules in 16 ms. Remains 156 /228 variables (removed 72) and now considering 282/354 (removed 72) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 16 ms. Remains : 156/228 places, 282/354 transitions.
[2024-06-01 20:37:48] [INFO ] Flatten gal took : 13 ms
[2024-06-01 20:37:48] [INFO ] Flatten gal took : 15 ms
[2024-06-01 20:37:48] [INFO ] Input system was already deterministic with 282 transitions.
Starting structural reductions in LTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Discarding 72 places :
Symmetric choice reduction at 0 with 72 rule applications. Total rules 72 place count 156 transition count 282
Iterating global reduction 0 with 72 rules applied. Total rules applied 144 place count 156 transition count 282
Applied a total of 144 rules in 9 ms. Remains 156 /228 variables (removed 72) and now considering 282/354 (removed 72) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 156/228 places, 282/354 transitions.
[2024-06-01 20:37:48] [INFO ] Flatten gal took : 13 ms
[2024-06-01 20:37:48] [INFO ] Flatten gal took : 14 ms
[2024-06-01 20:37:48] [INFO ] Input system was already deterministic with 282 transitions.
Starting structural reductions in LTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Applied a total of 0 rules in 3 ms. Remains 228 /228 variables (removed 0) and now considering 354/354 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 228/228 places, 354/354 transitions.
[2024-06-01 20:37:48] [INFO ] Flatten gal took : 15 ms
[2024-06-01 20:37:48] [INFO ] Flatten gal took : 17 ms
[2024-06-01 20:37:48] [INFO ] Input system was already deterministic with 354 transitions.
Starting structural reductions in LTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Applied a total of 0 rules in 3 ms. Remains 228 /228 variables (removed 0) and now considering 354/354 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 228/228 places, 354/354 transitions.
[2024-06-01 20:37:48] [INFO ] Flatten gal took : 17 ms
[2024-06-01 20:37:48] [INFO ] Flatten gal took : 20 ms
[2024-06-01 20:37:48] [INFO ] Input system was already deterministic with 354 transitions.
Starting structural reductions in LTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Applied a total of 0 rules in 3 ms. Remains 228 /228 variables (removed 0) and now considering 354/354 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 228/228 places, 354/354 transitions.
[2024-06-01 20:37:48] [INFO ] Flatten gal took : 16 ms
[2024-06-01 20:37:48] [INFO ] Flatten gal took : 18 ms
[2024-06-01 20:37:48] [INFO ] Input system was already deterministic with 354 transitions.
Starting structural reductions in LTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Discarding 72 places :
Symmetric choice reduction at 0 with 72 rule applications. Total rules 72 place count 156 transition count 282
Iterating global reduction 0 with 72 rules applied. Total rules applied 144 place count 156 transition count 282
Applied a total of 144 rules in 7 ms. Remains 156 /228 variables (removed 72) and now considering 282/354 (removed 72) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 156/228 places, 282/354 transitions.
[2024-06-01 20:37:48] [INFO ] Flatten gal took : 12 ms
[2024-06-01 20:37:48] [INFO ] Flatten gal took : 13 ms
[2024-06-01 20:37:48] [INFO ] Input system was already deterministic with 282 transitions.
Starting structural reductions in LTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Discarding 71 places :
Symmetric choice reduction at 0 with 71 rule applications. Total rules 71 place count 157 transition count 283
Iterating global reduction 0 with 71 rules applied. Total rules applied 142 place count 157 transition count 283
Applied a total of 142 rules in 6 ms. Remains 157 /228 variables (removed 71) and now considering 283/354 (removed 71) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 157/228 places, 283/354 transitions.
[2024-06-01 20:37:48] [INFO ] Flatten gal took : 11 ms
[2024-06-01 20:37:48] [INFO ] Flatten gal took : 12 ms
[2024-06-01 20:37:48] [INFO ] Input system was already deterministic with 283 transitions.
Starting structural reductions in LTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Discarding 71 places :
Symmetric choice reduction at 0 with 71 rule applications. Total rules 71 place count 157 transition count 283
Iterating global reduction 0 with 71 rules applied. Total rules applied 142 place count 157 transition count 283
Applied a total of 142 rules in 5 ms. Remains 157 /228 variables (removed 71) and now considering 283/354 (removed 71) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 157/228 places, 283/354 transitions.
[2024-06-01 20:37:48] [INFO ] Flatten gal took : 10 ms
[2024-06-01 20:37:48] [INFO ] Flatten gal took : 11 ms
[2024-06-01 20:37:48] [INFO ] Input system was already deterministic with 283 transitions.
Starting structural reductions in LTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Discarding 69 places :
Symmetric choice reduction at 0 with 69 rule applications. Total rules 69 place count 159 transition count 285
Iterating global reduction 0 with 69 rules applied. Total rules applied 138 place count 159 transition count 285
Applied a total of 138 rules in 6 ms. Remains 159 /228 variables (removed 69) and now considering 285/354 (removed 69) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 159/228 places, 285/354 transitions.
[2024-06-01 20:37:48] [INFO ] Flatten gal took : 10 ms
[2024-06-01 20:37:48] [INFO ] Flatten gal took : 10 ms
[2024-06-01 20:37:48] [INFO ] Input system was already deterministic with 285 transitions.
Starting structural reductions in LTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Discarding 70 places :
Symmetric choice reduction at 0 with 70 rule applications. Total rules 70 place count 158 transition count 284
Iterating global reduction 0 with 70 rules applied. Total rules applied 140 place count 158 transition count 284
Applied a total of 140 rules in 6 ms. Remains 158 /228 variables (removed 70) and now considering 284/354 (removed 70) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 158/228 places, 284/354 transitions.
[2024-06-01 20:37:48] [INFO ] Flatten gal took : 10 ms
[2024-06-01 20:37:48] [INFO ] Flatten gal took : 11 ms
[2024-06-01 20:37:48] [INFO ] Input system was already deterministic with 284 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Performed 95 Post agglomeration using F-continuation condition.Transition count delta: 95
Iterating post reduction 0 with 95 rules applied. Total rules applied 95 place count 228 transition count 259
Reduce places removed 95 places and 0 transitions.
Ensure Unique test removed 24 transitions
Reduce isomorphic transitions removed 24 transitions.
Iterating post reduction 1 with 119 rules applied. Total rules applied 214 place count 133 transition count 235
Performed 24 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 24 Pre rules applied. Total rules applied 214 place count 133 transition count 211
Deduced a syphon composed of 24 places in 0 ms
Reduce places removed 24 places and 0 transitions.
Iterating global reduction 2 with 48 rules applied. Total rules applied 262 place count 109 transition count 211
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 2 with 12 rules applied. Total rules applied 274 place count 103 transition count 205
Applied a total of 274 rules in 39 ms. Remains 103 /228 variables (removed 125) and now considering 205/354 (removed 149) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 39 ms. Remains : 103/228 places, 205/354 transitions.
[2024-06-01 20:37:48] [INFO ] Flatten gal took : 19 ms
[2024-06-01 20:37:48] [INFO ] Flatten gal took : 8 ms
[2024-06-01 20:37:49] [INFO ] Input system was already deterministic with 205 transitions.
Starting structural reductions in LTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Discarding 72 places :
Symmetric choice reduction at 0 with 72 rule applications. Total rules 72 place count 156 transition count 282
Iterating global reduction 0 with 72 rules applied. Total rules applied 144 place count 156 transition count 282
Applied a total of 144 rules in 6 ms. Remains 156 /228 variables (removed 72) and now considering 282/354 (removed 72) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 156/228 places, 282/354 transitions.
[2024-06-01 20:37:49] [INFO ] Flatten gal took : 9 ms
[2024-06-01 20:37:49] [INFO ] Flatten gal took : 11 ms
[2024-06-01 20:37:49] [INFO ] Input system was already deterministic with 282 transitions.
Starting structural reductions in LTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Discarding 72 places :
Symmetric choice reduction at 0 with 72 rule applications. Total rules 72 place count 156 transition count 282
Iterating global reduction 0 with 72 rules applied. Total rules applied 144 place count 156 transition count 282
Applied a total of 144 rules in 5 ms. Remains 156 /228 variables (removed 72) and now considering 282/354 (removed 72) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 156/228 places, 282/354 transitions.
[2024-06-01 20:37:49] [INFO ] Flatten gal took : 10 ms
[2024-06-01 20:37:49] [INFO ] Flatten gal took : 10 ms
[2024-06-01 20:37:49] [INFO ] Input system was already deterministic with 282 transitions.
[2024-06-01 20:37:49] [INFO ] Flatten gal took : 25 ms
[2024-06-01 20:37:49] [INFO ] Flatten gal took : 26 ms
[2024-06-01 20:37:49] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 28 ms.
[2024-06-01 20:37:49] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 228 places, 354 transitions and 1062 arcs took 8 ms.
Total runtime 51619 ms.
There are residual formulas that ITS could not solve within timeout
Usage: pnml2lts-sym [-gvqh] [--order=
[--mu-opt] [--saturation=
[--sat-granularity=
[--guidance=
[--action=
[--trace=
[--mu=
[--ctl=
[--save-levels=STRING] [--pg-solve] [--attr=
[--saturating-attractor] [--write-strategy=
[--check-strategy] [--interactive-play] [--player]
[--pg-write=
[--edge-label=
[--mucalc=
[--allow-undefined-edges] [--allow-undefined-values]
[-p|--por=
[--weak=[valmari] (default: uses stronger left-commutativity)]
[--leap] [-r|--regroup=<(T,)+>] [--sloan-w1=
[--cw-max-cols=
[--mh-timeout=
[--graph-metrics] [--regroup-exit] [--regroup-time]
[-g|--pins-guards] [--vset=
[--ldd32-cache=
[--cache-ratio=
[--min-free-nodes=
[--fdd-reorder=
[--vset-cache-diff=
[--next-union] [--peak-nodes] [--maxsum=
[--block-size=
[--debug=
[--timeout=INT] [--version] [-h|--help] [--usage]
[OPTIONS]
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-00
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-01
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-02
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-03
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-04
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-05
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-06
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-07
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-08
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-09
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-10
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-11
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-12
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-13
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-14
Could not compute solution for formula : UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-15
BK_STOP 1717274269939
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2024
ctl formula name UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-00
ctl formula formula --ctl=/tmp/520/ctl_0_
ctl formula name UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-01
ctl formula formula --ctl=/tmp/520/ctl_1_
ctl formula name UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-02
ctl formula formula --ctl=/tmp/520/ctl_2_
ctl formula name UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-03
ctl formula formula --ctl=/tmp/520/ctl_3_
ctl formula name UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-04
ctl formula formula --ctl=/tmp/520/ctl_4_
ctl formula name UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-05
ctl formula formula --ctl=/tmp/520/ctl_5_
ctl formula name UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-06
ctl formula formula --ctl=/tmp/520/ctl_6_
ctl formula name UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-07
ctl formula formula --ctl=/tmp/520/ctl_7_
ctl formula name UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-08
ctl formula formula --ctl=/tmp/520/ctl_8_
ctl formula name UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-09
ctl formula formula --ctl=/tmp/520/ctl_9_
ctl formula name UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-10
ctl formula formula --ctl=/tmp/520/ctl_10_
ctl formula name UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-11
ctl formula formula --ctl=/tmp/520/ctl_11_
ctl formula name UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-12
ctl formula formula --ctl=/tmp/520/ctl_12_
ctl formula name UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-13
ctl formula formula --ctl=/tmp/520/ctl_13_
ctl formula name UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-14
ctl formula formula --ctl=/tmp/520/ctl_14_
ctl formula name UtilityControlRoom-PT-Z4T3N06-CTLFireability-2024-15
ctl formula formula --ctl=/tmp/520/ctl_15_
pnml2lts-sym, ** error **: unknown vector set implementation lddmc
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z4T3N06"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is UtilityControlRoom-PT-Z4T3N06, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r544-smll-171701111000218"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z4T3N06.tgz
mv UtilityControlRoom-PT-Z4T3N06 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;