fond
Model Checking Contest 2024
14th edition, Geneva, Switzerland, June 25, 2024
Execution of r544-smll-171701111000202
Last Updated
July 7, 2024

About the Execution of LTSMin+red for UtilityControlRoom-PT-Z2T4N08

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
396.436 21789.00 41442.00 240.70 [undef] Cannot compute

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r544-smll-171701111000202.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is UtilityControlRoom-PT-Z2T4N08, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r544-smll-171701111000202
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.4M
-rw-r--r-- 1 mcc users 21K Apr 13 05:10 CTLCardinality.txt
-rw-r--r-- 1 mcc users 120K Apr 13 05:10 CTLCardinality.xml
-rw-r--r-- 1 mcc users 27K Apr 13 05:07 CTLFireability.txt
-rw-r--r-- 1 mcc users 130K Apr 13 05:07 CTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 23 08:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 49K Apr 23 08:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 14K Apr 23 08:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 48K Apr 23 08:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 57K Apr 13 05:21 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 302K Apr 13 05:21 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 83K Apr 13 05:18 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 343K Apr 13 05:18 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.3K Apr 23 08:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 6.8K Apr 23 08:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 8 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 93K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-00
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-01
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-02
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-03
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-04
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-05
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-06
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-07
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-08
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-09
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-10
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-11
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-12
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-13
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-14
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-15

=== Now, execution of the tool begins

BK_START 1717273714058

Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-PT-Z2T4N08
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-06-01 20:28:35] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-06-01 20:28:35] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-06-01 20:28:36] [INFO ] Load time of PNML (sax parser for PT used): 115 ms
[2024-06-01 20:28:36] [INFO ] Transformed 140 places.
[2024-06-01 20:28:36] [INFO ] Transformed 216 transitions.
[2024-06-01 20:28:36] [INFO ] Parsed PT model containing 140 places and 216 transitions and 680 arcs in 293 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 35 ms.
[2024-06-01 20:28:36] [INFO ] Reduced 8 identical enabling conditions.
[2024-06-01 20:28:36] [INFO ] Reduced 8 identical enabling conditions.
Ensure Unique test removed 32 transitions
Reduce redundant transitions removed 32 transitions.
Support contains 140 out of 140 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Applied a total of 0 rules in 17 ms. Remains 140 /140 variables (removed 0) and now considering 184/184 (removed 0) transitions.
// Phase 1: matrix 184 rows 140 cols
[2024-06-01 20:28:36] [INFO ] Computed 19 invariants in 29 ms
[2024-06-01 20:28:36] [INFO ] Implicit Places using invariants in 393 ms returned []
[2024-06-01 20:28:36] [INFO ] Invariant cache hit.
[2024-06-01 20:28:37] [INFO ] Implicit Places using invariants and state equation in 324 ms returned []
Implicit Place search using SMT with State Equation took 777 ms to find 0 implicit places.
Running 176 sub problems to find dead transitions.
[2024-06-01 20:28:37] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/132 variables, 2/2 constraints. Problems are: Problem set: 0 solved, 176 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/132 variables, 0/2 constraints. Problems are: Problem set: 0 solved, 176 unsolved
At refinement iteration 2 (OVERLAPS) 8/140 variables, 17/19 constraints. Problems are: Problem set: 0 solved, 176 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/140 variables, 0/19 constraints. Problems are: Problem set: 0 solved, 176 unsolved
At refinement iteration 4 (OVERLAPS) 184/324 variables, 140/159 constraints. Problems are: Problem set: 0 solved, 176 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/324 variables, 0/159 constraints. Problems are: Problem set: 0 solved, 176 unsolved
At refinement iteration 6 (OVERLAPS) 0/324 variables, 0/159 constraints. Problems are: Problem set: 0 solved, 176 unsolved
No progress, stopping.
After SMT solving in domain Real declared 324/324 variables, and 159 constraints, problems are : Problem set: 0 solved, 176 unsolved in 6780 ms.
Refiners :[Positive P Invariants (semi-flows): 19/19 constraints, State Equation: 140/140 constraints, PredecessorRefiner: 176/176 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 176 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/132 variables, 2/2 constraints. Problems are: Problem set: 0 solved, 176 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/132 variables, 0/2 constraints. Problems are: Problem set: 0 solved, 176 unsolved
At refinement iteration 2 (OVERLAPS) 8/140 variables, 17/19 constraints. Problems are: Problem set: 0 solved, 176 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/140 variables, 0/19 constraints. Problems are: Problem set: 0 solved, 176 unsolved
At refinement iteration 4 (OVERLAPS) 184/324 variables, 140/159 constraints. Problems are: Problem set: 0 solved, 176 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/324 variables, 176/335 constraints. Problems are: Problem set: 0 solved, 176 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/324 variables, 0/335 constraints. Problems are: Problem set: 0 solved, 176 unsolved
At refinement iteration 7 (OVERLAPS) 0/324 variables, 0/335 constraints. Problems are: Problem set: 0 solved, 176 unsolved
No progress, stopping.
After SMT solving in domain Int declared 324/324 variables, and 335 constraints, problems are : Problem set: 0 solved, 176 unsolved in 7690 ms.
Refiners :[Positive P Invariants (semi-flows): 19/19 constraints, State Equation: 140/140 constraints, PredecessorRefiner: 176/176 constraints, Known Traps: 0/0 constraints]
After SMT, in 14780ms problems are : Problem set: 0 solved, 176 unsolved
Search for dead transitions found 0 dead transitions in 14813ms
Finished structural reductions in LTL mode , in 1 iterations and 15638 ms. Remains : 140/140 places, 184/184 transitions.
Support contains 140 out of 140 places after structural reductions.
[2024-06-01 20:28:52] [INFO ] Flatten gal took : 66 ms
[2024-06-01 20:28:52] [INFO ] Flatten gal took : 44 ms
[2024-06-01 20:28:52] [INFO ] Input system was already deterministic with 184 transitions.
Reduction of identical properties reduced properties to check from 67 to 64
RANDOM walk for 40000 steps (8 resets) in 2817 ms. (14 steps per ms) remains 2/64 properties
BEST_FIRST walk for 40003 steps (8 resets) in 241 ms. (165 steps per ms) remains 2/2 properties
BEST_FIRST walk for 40002 steps (8 resets) in 152 ms. (261 steps per ms) remains 2/2 properties
[2024-06-01 20:28:53] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/5 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 2 unsolved
Problem AtomicPropp19 is UNSAT
Problem AtomicPropp55 is UNSAT
After SMT solving in domain Real declared 95/324 variables, and 3 constraints, problems are : Problem set: 2 solved, 0 unsolved in 58 ms.
Refiners :[Positive P Invariants (semi-flows): 3/19 constraints, State Equation: 0/140 constraints, PredecessorRefiner: 2/2 constraints, Known Traps: 0/0 constraints]
After SMT, in 66ms problems are : Problem set: 2 solved, 0 unsolved
Skipping Parikh replay, no witness traces provided.
Successfully simplified 2 atomic propositions for a total of 16 simplifications.
[2024-06-01 20:28:53] [INFO ] Flatten gal took : 24 ms
[2024-06-01 20:28:53] [INFO ] Flatten gal took : 28 ms
[2024-06-01 20:28:54] [INFO ] Input system was already deterministic with 184 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Applied a total of 0 rules in 4 ms. Remains 140 /140 variables (removed 0) and now considering 184/184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 140/140 places, 184/184 transitions.
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 16 ms
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 18 ms
[2024-06-01 20:28:54] [INFO ] Input system was already deterministic with 184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 124 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 124 transition count 168
Applied a total of 32 rules in 15 ms. Remains 124 /140 variables (removed 16) and now considering 168/184 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 15 ms. Remains : 124/140 places, 168/184 transitions.
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 15 ms
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 16 ms
[2024-06-01 20:28:54] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 124 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 124 transition count 168
Applied a total of 32 rules in 6 ms. Remains 124 /140 variables (removed 16) and now considering 168/184 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 124/140 places, 168/184 transitions.
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 15 ms
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 16 ms
[2024-06-01 20:28:54] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 124 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 124 transition count 168
Applied a total of 32 rules in 8 ms. Remains 124 /140 variables (removed 16) and now considering 168/184 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 124/140 places, 168/184 transitions.
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 12 ms
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 13 ms
[2024-06-01 20:28:54] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 124 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 124 transition count 168
Applied a total of 32 rules in 5 ms. Remains 124 /140 variables (removed 16) and now considering 168/184 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 124/140 places, 168/184 transitions.
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 12 ms
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 13 ms
[2024-06-01 20:28:54] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 124 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 124 transition count 168
Applied a total of 32 rules in 5 ms. Remains 124 /140 variables (removed 16) and now considering 168/184 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 124/140 places, 168/184 transitions.
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 20 ms
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 13 ms
[2024-06-01 20:28:54] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 32 transitions
Trivial Post-agglo rules discarded 32 transitions
Performed 32 trivial Post agglomeration. Transition count delta: 32
Iterating post reduction 0 with 32 rules applied. Total rules applied 32 place count 140 transition count 152
Reduce places removed 32 places and 0 transitions.
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 48 rules applied. Total rules applied 80 place count 108 transition count 136
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 81 place count 107 transition count 120
Iterating global reduction 2 with 1 rules applied. Total rules applied 82 place count 107 transition count 120
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Ensure Unique test removed 1 places
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 2 with 17 rules applied. Total rules applied 99 place count 98 transition count 112
Applied a total of 99 rules in 38 ms. Remains 98 /140 variables (removed 42) and now considering 112/184 (removed 72) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 39 ms. Remains : 98/140 places, 112/184 transitions.
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 7 ms
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 6 ms
[2024-06-01 20:28:54] [INFO ] Input system was already deterministic with 112 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Applied a total of 0 rules in 2 ms. Remains 140 /140 variables (removed 0) and now considering 184/184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 140/140 places, 184/184 transitions.
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 10 ms
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 11 ms
[2024-06-01 20:28:54] [INFO ] Input system was already deterministic with 184 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 32 transitions
Trivial Post-agglo rules discarded 32 transitions
Performed 32 trivial Post agglomeration. Transition count delta: 32
Iterating post reduction 0 with 32 rules applied. Total rules applied 32 place count 140 transition count 152
Reduce places removed 32 places and 0 transitions.
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 48 rules applied. Total rules applied 80 place count 108 transition count 136
Performed 14 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 14 Pre rules applied. Total rules applied 80 place count 108 transition count 122
Deduced a syphon composed of 14 places in 1 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 2 with 28 rules applied. Total rules applied 108 place count 94 transition count 122
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 109 place count 93 transition count 106
Iterating global reduction 2 with 1 rules applied. Total rules applied 110 place count 93 transition count 106
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 118 place count 85 transition count 98
Iterating global reduction 2 with 8 rules applied. Total rules applied 126 place count 85 transition count 98
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 132 place count 79 transition count 86
Iterating global reduction 2 with 6 rules applied. Total rules applied 138 place count 79 transition count 86
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 144 place count 73 transition count 80
Iterating global reduction 2 with 6 rules applied. Total rules applied 150 place count 73 transition count 80
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 2 with 6 rules applied. Total rules applied 156 place count 73 transition count 74
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 5 Pre rules applied. Total rules applied 156 place count 73 transition count 69
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 3 with 10 rules applied. Total rules applied 166 place count 68 transition count 69
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 3 with 14 rules applied. Total rules applied 180 place count 61 transition count 62
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 3 with 10 rules applied. Total rules applied 190 place count 56 transition count 57
Applied a total of 190 rules in 37 ms. Remains 56 /140 variables (removed 84) and now considering 57/184 (removed 127) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 37 ms. Remains : 56/140 places, 57/184 transitions.
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 3 ms
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 3 ms
[2024-06-01 20:28:54] [INFO ] Input system was already deterministic with 57 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 124 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 124 transition count 168
Applied a total of 32 rules in 6 ms. Remains 124 /140 variables (removed 16) and now considering 168/184 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 124/140 places, 168/184 transitions.
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 8 ms
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 15 ms
[2024-06-01 20:28:54] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Performed 28 Post agglomeration using F-continuation condition.Transition count delta: 28
Iterating post reduction 0 with 28 rules applied. Total rules applied 28 place count 140 transition count 156
Reduce places removed 28 places and 0 transitions.
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Iterating post reduction 1 with 42 rules applied. Total rules applied 70 place count 112 transition count 142
Performed 16 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 16 Pre rules applied. Total rules applied 70 place count 112 transition count 126
Deduced a syphon composed of 16 places in 1 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 2 with 32 rules applied. Total rules applied 102 place count 96 transition count 126
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 2 with 16 rules applied. Total rules applied 118 place count 88 transition count 118
Applied a total of 118 rules in 18 ms. Remains 88 /140 variables (removed 52) and now considering 118/184 (removed 66) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 18 ms. Remains : 88/140 places, 118/184 transitions.
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 6 ms
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 7 ms
[2024-06-01 20:28:54] [INFO ] Input system was already deterministic with 118 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 125 transition count 169
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 125 transition count 169
Applied a total of 30 rules in 4 ms. Remains 125 /140 variables (removed 15) and now considering 169/184 (removed 15) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 125/140 places, 169/184 transitions.
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 9 ms
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 9 ms
[2024-06-01 20:28:54] [INFO ] Input system was already deterministic with 169 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 124 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 124 transition count 168
Applied a total of 32 rules in 4 ms. Remains 124 /140 variables (removed 16) and now considering 168/184 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 124/140 places, 168/184 transitions.
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 8 ms
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 9 ms
[2024-06-01 20:28:54] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 11 place count 129 transition count 173
Iterating global reduction 0 with 11 rules applied. Total rules applied 22 place count 129 transition count 173
Applied a total of 22 rules in 4 ms. Remains 129 /140 variables (removed 11) and now considering 173/184 (removed 11) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 129/140 places, 173/184 transitions.
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 9 ms
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 10 ms
[2024-06-01 20:28:54] [INFO ] Input system was already deterministic with 173 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 125 transition count 169
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 125 transition count 169
Applied a total of 30 rules in 3 ms. Remains 125 /140 variables (removed 15) and now considering 169/184 (removed 15) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 125/140 places, 169/184 transitions.
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 9 ms
[2024-06-01 20:28:54] [INFO ] Flatten gal took : 10 ms
[2024-06-01 20:28:54] [INFO ] Input system was already deterministic with 169 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 13 place count 127 transition count 171
Iterating global reduction 0 with 13 rules applied. Total rules applied 26 place count 127 transition count 171
Applied a total of 26 rules in 3 ms. Remains 127 /140 variables (removed 13) and now considering 171/184 (removed 13) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 127/140 places, 171/184 transitions.
[2024-06-01 20:28:55] [INFO ] Flatten gal took : 9 ms
[2024-06-01 20:28:55] [INFO ] Flatten gal took : 8 ms
[2024-06-01 20:28:55] [INFO ] Input system was already deterministic with 171 transitions.
[2024-06-01 20:28:55] [INFO ] Flatten gal took : 17 ms
[2024-06-01 20:28:55] [INFO ] Flatten gal took : 16 ms
[2024-06-01 20:28:55] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 23 ms.
[2024-06-01 20:28:55] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 140 places, 184 transitions and 552 arcs took 8 ms.
Total runtime 19322 ms.
There are residual formulas that ITS could not solve within timeout
Usage: pnml2lts-sym [-gvqh] [--order=]
[--mu-opt] [--saturation=]
[--sat-granularity=] [--save-sat-levels]
[--guidance=] [-d|--deadlock]
[--action=] [-i|--invariant=STRING] [-n|--no-exit]
[--trace=] [--type=]
[--mu=.mu] [--ctl-star=.ctl]
[--ctl=.ctl] [--ltl=.ltl] [--dot=STRING]
[--save-levels=STRING] [--pg-solve] [--attr=]
[--saturating-attractor] [--write-strategy=.spg]
[--check-strategy] [--interactive-play] [--player]
[--pg-write=.spg] [--no-matrix] [--noack=<1|2>]
[--edge-label=] [--labels] [-m|--matrix]
[--mucalc=.mcf|] [-c|--cache]
[--allow-undefined-edges] [--allow-undefined-values]
[-p|--por= (default: heur)]
[--weak=[valmari] (default: uses stronger left-commutativity)]
[--leap] [-r|--regroup=<(T,)+>] [--sloan-w1=] [--sloan-w2=]
[--cw-max-cols=] [--cw-max-rows=] [--col-ins=<(C.C',)+>]
[--mh-timeout=] [--row-perm=<(R,)+>] [--col-perm=<(C,)+>]
[--graph-metrics] [--regroup-exit] [--regroup-time]
[-g|--pins-guards] [--vset=] [--ldd32-step=]
[--ldd32-cache=] [--ldd-step=] [--ldd-cache=]
[--cache-ratio=] [--max-increase=]
[--min-free-nodes=] [--fdd-bits=]
[--fdd-reorder=]
[--vset-cache-diff=] [--no-soundness-check] [--precise]
[--next-union] [--peak-nodes] [--maxsum=]
[--block-size=] [--cluster-size=] [-v] [-q]
[--debug=] [--stats] [--where] [--when]
[--timeout=INT] [--version] [-h|--help] [--usage]
[OPTIONS] []
Could not compute solution for formula : UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-00
Could not compute solution for formula : UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-01
Could not compute solution for formula : UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-02
Could not compute solution for formula : UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-03
Could not compute solution for formula : UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-04
Could not compute solution for formula : UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-05
Could not compute solution for formula : UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-06
Could not compute solution for formula : UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-07
Could not compute solution for formula : UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-08
Could not compute solution for formula : UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-09
Could not compute solution for formula : UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-10
Could not compute solution for formula : UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-11
Could not compute solution for formula : UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-12
Could not compute solution for formula : UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-13
Could not compute solution for formula : UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-14
Could not compute solution for formula : UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-15

BK_STOP 1717273735847

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2024
ctl formula name UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-00
ctl formula formula --ctl=/tmp/520/ctl_0_
ctl formula name UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-01
ctl formula formula --ctl=/tmp/520/ctl_1_
ctl formula name UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-02
ctl formula formula --ctl=/tmp/520/ctl_2_
ctl formula name UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-03
ctl formula formula --ctl=/tmp/520/ctl_3_
ctl formula name UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-04
ctl formula formula --ctl=/tmp/520/ctl_4_
ctl formula name UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-05
ctl formula formula --ctl=/tmp/520/ctl_5_
ctl formula name UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-06
ctl formula formula --ctl=/tmp/520/ctl_6_
ctl formula name UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-07
ctl formula formula --ctl=/tmp/520/ctl_7_
ctl formula name UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-08
ctl formula formula --ctl=/tmp/520/ctl_8_
ctl formula name UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-09
ctl formula formula --ctl=/tmp/520/ctl_9_
ctl formula name UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-10
ctl formula formula --ctl=/tmp/520/ctl_10_
ctl formula name UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-11
ctl formula formula --ctl=/tmp/520/ctl_11_
ctl formula name UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-12
ctl formula formula --ctl=/tmp/520/ctl_12_
ctl formula name UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-13
ctl formula formula --ctl=/tmp/520/ctl_13_
ctl formula name UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-14
ctl formula formula --ctl=/tmp/520/ctl_14_
ctl formula name UtilityControlRoom-PT-Z2T4N08-CTLFireability-2024-15
ctl formula formula --ctl=/tmp/520/ctl_15_
pnml2lts-sym, ** error **: unknown vector set implementation lddmc

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z2T4N08"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is UtilityControlRoom-PT-Z2T4N08, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r544-smll-171701111000202"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z2T4N08.tgz
mv UtilityControlRoom-PT-Z2T4N08 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;