About the Execution of LTSMin+red for UtilityControlRoom-COL-Z4T4N10
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 777.508 | 74746.00 | 108923.00 | 315.90 | ?????????????F?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r544-smll-171701110800138.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is UtilityControlRoom-COL-Z4T4N10, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r544-smll-171701110800138
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 524K
-rw-r--r-- 1 mcc users 11K Apr 13 06:00 CTLCardinality.txt
-rw-r--r-- 1 mcc users 105K Apr 13 06:00 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Apr 13 05:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 69K Apr 13 05:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.1K Apr 23 08:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 23 08:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Apr 23 08:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 23 08:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 13 06:18 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 140K Apr 13 06:18 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.8K Apr 13 06:13 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 52K Apr 13 06:13 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 23 08:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 23 08:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_pt
-rw-r--r-- 1 mcc users 8 May 18 16:43 instance
-rw-r--r-- 1 mcc users 5 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 29K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-00
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-01
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-02
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-03
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-04
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-05
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-06
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-07
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-08
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-09
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-10
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-11
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-12
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-13
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-14
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717269430271
Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-COL-Z4T4N10
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-06-01 19:17:11] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-06-01 19:17:12] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-06-01 19:17:12] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2024-06-01 19:17:12] [WARNING] Using fallBack plugin, rng conformance not checked
[2024-06-01 19:17:13] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 1118 ms
[2024-06-01 19:17:13] [INFO ] Imported 13 HL places and 12 HL transitions for a total of 376 PT places and 750.0 transition bindings in 26 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 28 ms.
[2024-06-01 19:17:13] [INFO ] Built PT skeleton of HLPN with 13 places and 12 transitions 37 arcs in 5 ms.
[2024-06-01 19:17:13] [INFO ] Skeletonized 16 HLPN properties in 3 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Remains 8 properties that can be checked using skeleton over-approximation.
Ensure Unique test removed 1 transitions
Reduce redundant transitions removed 1 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Reduction of identical properties reduced properties to check from 17 to 14
RANDOM walk for 40003 steps (8 resets) in 504 ms. (79 steps per ms) remains 1/14 properties
BEST_FIRST walk for 554 steps (0 resets) in 6 ms. (79 steps per ms) remains 0/1 properties
[2024-06-01 19:17:13] [INFO ] Flatten gal took : 37 ms
[2024-06-01 19:17:13] [INFO ] Flatten gal took : 6 ms
Transition timeout forces synchronizations/join behavior on parameter c of sort Cli
Domain [Cli(10), Z(4), Z(4)] of place MovetoZ breaks symmetries in sort Z
[2024-06-01 19:17:13] [INFO ] Unfolded HLPN to a Petri net with 376 places and 750 transitions 2410 arcs in 51 ms.
[2024-06-01 19:17:13] [INFO ] Unfolded 16 HLPN properties in 13 ms.
[2024-06-01 19:17:13] [INFO ] Reduced 30 identical enabling conditions.
[2024-06-01 19:17:13] [INFO ] Reduced 30 identical enabling conditions.
[2024-06-01 19:17:13] [INFO ] Reduced 30 identical enabling conditions.
[2024-06-01 19:17:13] [INFO ] Reduced 30 identical enabling conditions.
[2024-06-01 19:17:13] [INFO ] Reduced 30 identical enabling conditions.
[2024-06-01 19:17:13] [INFO ] Reduced 30 identical enabling conditions.
[2024-06-01 19:17:13] [INFO ] Reduced 30 identical enabling conditions.
[2024-06-01 19:17:13] [INFO ] Reduced 30 identical enabling conditions.
[2024-06-01 19:17:13] [INFO ] Reduced 30 identical enabling conditions.
[2024-06-01 19:17:13] [INFO ] Reduced 30 identical enabling conditions.
[2024-06-01 19:17:13] [INFO ] Reduced 30 identical enabling conditions.
[2024-06-01 19:17:13] [INFO ] Reduced 30 identical enabling conditions.
Ensure Unique test removed 160 transitions
Reduce redundant transitions removed 160 transitions.
Support contains 376 out of 376 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Applied a total of 0 rules in 16 ms. Remains 376 /376 variables (removed 0) and now considering 590/590 (removed 0) transitions.
// Phase 1: matrix 590 rows 376 cols
[2024-06-01 19:17:14] [INFO ] Computed 23 invariants in 35 ms
[2024-06-01 19:17:14] [INFO ] Implicit Places using invariants in 371 ms returned []
[2024-06-01 19:17:14] [INFO ] Invariant cache hit.
[2024-06-01 19:17:15] [INFO ] Implicit Places using invariants and state equation in 474 ms returned []
Implicit Place search using SMT with State Equation took 904 ms to find 0 implicit places.
Running 580 sub problems to find dead transitions.
[2024-06-01 19:17:15] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/366 variables, 2/2 constraints. Problems are: Problem set: 0 solved, 580 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/366 variables, 0/2 constraints. Problems are: Problem set: 0 solved, 580 unsolved
At refinement iteration 2 (OVERLAPS) 10/376 variables, 21/23 constraints. Problems are: Problem set: 0 solved, 580 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/376 variables, 0/23 constraints. Problems are: Problem set: 0 solved, 580 unsolved
At refinement iteration 4 (OVERLAPS) 590/966 variables, 376/399 constraints. Problems are: Problem set: 0 solved, 580 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/966 variables, 0/399 constraints. Problems are: Problem set: 0 solved, 580 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Real declared 966/966 variables, and 399 constraints, problems are : Problem set: 0 solved, 580 unsolved in 30059 ms.
Refiners :[Positive P Invariants (semi-flows): 23/23 constraints, State Equation: 376/376 constraints, PredecessorRefiner: 580/580 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 580 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/366 variables, 2/2 constraints. Problems are: Problem set: 0 solved, 580 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/366 variables, 0/2 constraints. Problems are: Problem set: 0 solved, 580 unsolved
At refinement iteration 2 (OVERLAPS) 10/376 variables, 21/23 constraints. Problems are: Problem set: 0 solved, 580 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/376 variables, 0/23 constraints. Problems are: Problem set: 0 solved, 580 unsolved
At refinement iteration 4 (OVERLAPS) 590/966 variables, 376/399 constraints. Problems are: Problem set: 0 solved, 580 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/966 variables, 580/979 constraints. Problems are: Problem set: 0 solved, 580 unsolved
Error getting values : (error "ParserException while parsing response: ((s0 0)
(s1 0)
(s2 0)
(s3 0)
(s4 0)
(s5 0)
(s6 0)
(s7 0)
(s8 0)
(s9 0)
(s10 0)
(s11 0)
(s12 0)
(s13 0)
(s14 0)
(s15 0)
(s16 0)
(s17 0)
(s18 0)
(s19 0)
(s20 0)
(s21 0)
(s22 0)
(s23 0)
(s24 0)
(s25 0)
(s26 0)
(s27 0)
(s28 0)
(s29 0)
(s30 0)
(s31 0)
(s32 0)
(s33 0)
(s34 0)
(s35 0)
(s36 0)
(s37 0)
(s38 0)
(s39 0)
(s40 0)
(s41 0)
(s42 0)
(s43 0)
(s44 0)
(s45 0)
(s46 0)
(s47 0)
(s48 0)
(s49 0)
(s50 0)
(s51 0)
(s52 0)
(s53 0)
(s54 0)
(s55 0)
(s56 0)
(s57 0)
(s58 0)
(s59 0)
(s60 0)
(s61 0)
(s62 0)
(s63 0)
(s64 0)
(s65 0)
(s66 0)
(s67 0)
(s68 0)
(s69 0)
(s70 0)
(s71 0)
(s72 0)
(s73 0)
(s74 0)
(s75 0)
(s76 0)
(s77 0)
(s78 0)
(s79 0)
(s80 0)
(s81 0)
(s82 0)
(s83 0)
(s84 0)
(s85 0)
(s86 0)
(s87 0)
(s88 0)
(s89 0)
(s90 0)
(s91 0)
(s92 0)
(s93 0)
(s94 0)
(s95 0)
(s96 0)
(s97 0)
(s98 0)
(s99 0)
(s100 0)
(s101 0)
(s102 0)
(s103 0)
(s104 0)
(s105 0)
(s106 0)
(s107 0)
(s108 0)
(s109 0)
(s110 0)
(s111 0)
(s112 0)
(s113 0)
(s114 0)
(s115 0)
(s116 0)
(s117 0)
(s118 0)
(s119 0)
(s120 0)
(s121 0)
(s122 0)
(s123 0)
(s124 0)
(s125 0)
(s126 0)
(s127 0)
(s128 0)
(s129 0)
(s130 0)
(s131 0)
(s132 0)
(s133 0)
(s134 0)
(s135 0)
(s136 0)
(s137 0)
(s138 0)
(s139 0)
(s140 0)
(s141 0)
(s142 1)
(s143 0)
(s144 0)
(s145 0)
(s146 0)
(s147 0)
(s148 0)
(s149 0)
(s150 0)
(s151 0)
(s152 0)
(s153 0)
(s154 0)
(s155 0)
(s156 0)
(s157 0)
(s158 0)
(s159 0)
(s160 0)
(s161 0)
(s162 0)
(s163 0)
(s164 0)
(s165 0)
(s166 0)
(s167 0)
(s168 0)
(s169 0)
(s170 0)
(s171 0)
(s172 0)
(s173 0)
(s174 0)
(s175 0)
(s176 0)
(s177 0)
(s178 1)
(s179 0)
(s180 0)
(s181 0)
(s182 0)
(s183 0)
(s184 0)
(s185 0)
(s186 0)
(s187 0)
(s188 0)
(s189 0)
(s190 0)
(s191 0)
(s192 0)
(s193 0)
(s194 0)
(s195 0)
(s196 0)
(s197 0)
(s198 0)
(s199 0)
(s200 0)
(s201 0)
(s202 0)
(s203 0)
(s204 0)
(s205 0)
(s206 0)
(s207 0)
(s208 0)
(s209 0)
(s210 0)
(s211 0)
(s212 0)
(s213 0)
(s214 0)
(s215 1)
(s216 0)
(s217 0)
(s218 0)
(s219 0)
(s220 0)
(s221 0)
(s222 0)
(s223 0)
(s224 0)
(s225 0)
(s226 0)
(s227 0)
(s228 0)
(s229 0)
(s230 0)
(s231 0)
(s232 0)
(s233 0)
(s234 0)
(s235 0)
(s236 0)
(s237 0)
(s238 0)
(s239 0)
(s240 0)
(s241 0)
(s242 0)
(s243 0)
(s244 0)
(s245 0)
(s246 0)
(s247 0)
(s248 0)
(s249 0)
(s250 0)
(s251 0)
(s252 0)
(s253 0)
(s254 0)
(s255 0)
(s256 0)
(s257 0)
(s258 0)
(s259 0)
(s260 0)
(s261 0)
(s262 0)
(s263 0)
(s264 0)
(s265 0)
(s266 0)
(s267 0)
(s268 0)
(s269 0)
(s270 0)
(s271 0)
(s272 0)
(s273 0)
(s274 0)
(s275 0)
(s276 0)
(s277 0)
(s278 0)
(s279 0)
(s280 0)
(s281 0)
(s282 0)
(s283 0)
(s284 0)
(s285 0)
(s286 0)
(s287 0)
(s288 0)
(s289 1)
(s290 0)
(s291 0)
(s292 0)
(s293 0)
(s294 1)
(s295 1)
(s296 1)
(s297 0)
(s298 1)
(s299 0)
(s300 1)
(s301 0)
(s302 0)
(s303 1)
(s304 0)
(s305 10)
(s306 0)
(s307 0)
(s308 0)
(s309 0)
(s310 0)
(s311 0)
(s312 0)
(s313 0)
(s314 0)
(s315 0)
(s316 1)
(s317 1)
(s318 1)
(s319 1)
(s320 1)
(s321 1)
(s322 1)
(s323 1)
(s324 1)
(s325 timeout
org.smtlib.IParser$ParserException: Unbalanced parentheses at end of input")
Solver is answering 'unknown', stopping.
After SMT solving in domain Int declared 966/966 variables, and 979 constraints, problems are : Problem set: 0 solved, 580 unsolved in 30029 ms.
Refiners :[Positive P Invariants (semi-flows): 23/23 constraints, State Equation: 376/376 constraints, PredecessorRefiner: 580/580 constraints, Known Traps: 0/0 constraints]
After SMT, in 61561ms problems are : Problem set: 0 solved, 580 unsolved
Search for dead transitions found 0 dead transitions in 61603ms
Finished structural reductions in LTL mode , in 1 iterations and 62545 ms. Remains : 376/376 places, 590/590 transitions.
Support contains 376 out of 376 places after structural reductions.
[2024-06-01 19:18:17] [INFO ] Flatten gal took : 144 ms
[2024-06-01 19:18:17] [INFO ] Flatten gal took : 110 ms
[2024-06-01 19:18:18] [INFO ] Input system was already deterministic with 590 transitions.
Reduction of identical properties reduced properties to check from 34 to 31
RANDOM walk for 35302 steps (7 resets) in 1372 ms. (25 steps per ms) remains 0/31 properties
[2024-06-01 19:18:19] [INFO ] Flatten gal took : 97 ms
[2024-06-01 19:18:19] [INFO ] Flatten gal took : 96 ms
[2024-06-01 19:18:20] [INFO ] Input system was already deterministic with 590 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Applied a total of 0 rules in 6 ms. Remains 376 /376 variables (removed 0) and now considering 590/590 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 376/376 places, 590/590 transitions.
[2024-06-01 19:18:20] [INFO ] Flatten gal took : 33 ms
[2024-06-01 19:18:20] [INFO ] Flatten gal took : 39 ms
[2024-06-01 19:18:20] [INFO ] Input system was already deterministic with 590 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 256 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 256 transition count 470
Applied a total of 240 rules in 26 ms. Remains 256 /376 variables (removed 120) and now considering 470/590 (removed 120) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 26 ms. Remains : 256/376 places, 470/590 transitions.
[2024-06-01 19:18:20] [INFO ] Flatten gal took : 24 ms
[2024-06-01 19:18:20] [INFO ] Flatten gal took : 29 ms
[2024-06-01 19:18:20] [INFO ] Input system was already deterministic with 470 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Applied a total of 0 rules in 19 ms. Remains 376 /376 variables (removed 0) and now considering 590/590 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 19 ms. Remains : 376/376 places, 590/590 transitions.
[2024-06-01 19:18:20] [INFO ] Flatten gal took : 27 ms
[2024-06-01 19:18:20] [INFO ] Flatten gal took : 31 ms
[2024-06-01 19:18:20] [INFO ] Input system was already deterministic with 590 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 256 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 256 transition count 470
Applied a total of 240 rules in 24 ms. Remains 256 /376 variables (removed 120) and now considering 470/590 (removed 120) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 24 ms. Remains : 256/376 places, 470/590 transitions.
[2024-06-01 19:18:21] [INFO ] Flatten gal took : 22 ms
[2024-06-01 19:18:21] [INFO ] Flatten gal took : 26 ms
[2024-06-01 19:18:21] [INFO ] Input system was already deterministic with 470 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Applied a total of 0 rules in 3 ms. Remains 376 /376 variables (removed 0) and now considering 590/590 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 376/376 places, 590/590 transitions.
[2024-06-01 19:18:21] [INFO ] Flatten gal took : 23 ms
[2024-06-01 19:18:21] [INFO ] Flatten gal took : 29 ms
[2024-06-01 19:18:21] [INFO ] Input system was already deterministic with 590 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Applied a total of 0 rules in 22 ms. Remains 376 /376 variables (removed 0) and now considering 590/590 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 22 ms. Remains : 376/376 places, 590/590 transitions.
[2024-06-01 19:18:21] [INFO ] Flatten gal took : 24 ms
[2024-06-01 19:18:21] [INFO ] Flatten gal took : 33 ms
[2024-06-01 19:18:21] [INFO ] Input system was already deterministic with 590 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 256 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 256 transition count 470
Applied a total of 240 rules in 10 ms. Remains 256 /376 variables (removed 120) and now considering 470/590 (removed 120) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 256/376 places, 470/590 transitions.
[2024-06-01 19:18:21] [INFO ] Flatten gal took : 16 ms
[2024-06-01 19:18:21] [INFO ] Flatten gal took : 18 ms
[2024-06-01 19:18:21] [INFO ] Input system was already deterministic with 470 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Applied a total of 0 rules in 3 ms. Remains 376 /376 variables (removed 0) and now considering 590/590 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 376/376 places, 590/590 transitions.
[2024-06-01 19:18:21] [INFO ] Flatten gal took : 21 ms
[2024-06-01 19:18:21] [INFO ] Flatten gal took : 26 ms
[2024-06-01 19:18:21] [INFO ] Input system was already deterministic with 590 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Performed 160 Post agglomeration using F-continuation condition.Transition count delta: 160
Iterating post reduction 0 with 160 rules applied. Total rules applied 160 place count 376 transition count 430
Reduce places removed 160 places and 0 transitions.
Ensure Unique test removed 40 transitions
Reduce isomorphic transitions removed 40 transitions.
Iterating post reduction 1 with 200 rules applied. Total rules applied 360 place count 216 transition count 390
Performed 40 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 40 Pre rules applied. Total rules applied 360 place count 216 transition count 350
Deduced a syphon composed of 40 places in 1 ms
Reduce places removed 40 places and 0 transitions.
Iterating global reduction 2 with 80 rules applied. Total rules applied 440 place count 176 transition count 350
Applied a total of 440 rules in 62 ms. Remains 176 /376 variables (removed 200) and now considering 350/590 (removed 240) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 63 ms. Remains : 176/376 places, 350/590 transitions.
[2024-06-01 19:18:21] [INFO ] Flatten gal took : 12 ms
[2024-06-01 19:18:21] [INFO ] Flatten gal took : 15 ms
[2024-06-01 19:18:21] [INFO ] Input system was already deterministic with 350 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Applied a total of 0 rules in 3 ms. Remains 376 /376 variables (removed 0) and now considering 590/590 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 376/376 places, 590/590 transitions.
[2024-06-01 19:18:21] [INFO ] Flatten gal took : 21 ms
[2024-06-01 19:18:21] [INFO ] Flatten gal took : 25 ms
[2024-06-01 19:18:21] [INFO ] Input system was already deterministic with 590 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 256 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 256 transition count 470
Applied a total of 240 rules in 5 ms. Remains 256 /376 variables (removed 120) and now considering 470/590 (removed 120) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 256/376 places, 470/590 transitions.
[2024-06-01 19:18:22] [INFO ] Flatten gal took : 18 ms
[2024-06-01 19:18:22] [INFO ] Flatten gal took : 22 ms
[2024-06-01 19:18:22] [INFO ] Input system was already deterministic with 470 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 256 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 256 transition count 470
Applied a total of 240 rules in 5 ms. Remains 256 /376 variables (removed 120) and now considering 470/590 (removed 120) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 256/376 places, 470/590 transitions.
[2024-06-01 19:18:22] [INFO ] Flatten gal took : 16 ms
[2024-06-01 19:18:22] [INFO ] Flatten gal took : 28 ms
[2024-06-01 19:18:22] [INFO ] Input system was already deterministic with 470 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Applied a total of 0 rules in 26 ms. Remains 376 /376 variables (removed 0) and now considering 590/590 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 27 ms. Remains : 376/376 places, 590/590 transitions.
[2024-06-01 19:18:22] [INFO ] Flatten gal took : 27 ms
[2024-06-01 19:18:22] [INFO ] Flatten gal took : 24 ms
[2024-06-01 19:18:22] [INFO ] Input system was already deterministic with 590 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 160 transitions
Trivial Post-agglo rules discarded 160 transitions
Performed 160 trivial Post agglomeration. Transition count delta: 160
Iterating post reduction 0 with 160 rules applied. Total rules applied 160 place count 376 transition count 430
Reduce places removed 160 places and 0 transitions.
Ensure Unique test removed 40 transitions
Reduce isomorphic transitions removed 40 transitions.
Iterating post reduction 1 with 200 rules applied. Total rules applied 360 place count 216 transition count 390
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 363 place count 213 transition count 270
Iterating global reduction 2 with 3 rules applied. Total rules applied 366 place count 213 transition count 270
Discarding 30 places :
Symmetric choice reduction at 2 with 30 rule applications. Total rules 396 place count 183 transition count 240
Iterating global reduction 2 with 30 rules applied. Total rules applied 426 place count 183 transition count 240
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 0 ms
Ensure Unique test removed 1 places
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 2 with 21 rules applied. Total rules applied 447 place count 172 transition count 230
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 2 with 21 rules applied. Total rules applied 468 place count 161 transition count 220
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 2 with 20 rules applied. Total rules applied 488 place count 151 transition count 210
Applied a total of 488 rules in 112 ms. Remains 151 /376 variables (removed 225) and now considering 210/590 (removed 380) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 112 ms. Remains : 151/376 places, 210/590 transitions.
[2024-06-01 19:18:22] [INFO ] Flatten gal took : 13 ms
[2024-06-01 19:18:22] [INFO ] Flatten gal took : 8 ms
[2024-06-01 19:18:22] [INFO ] Input system was already deterministic with 210 transitions.
RANDOM walk for 87 steps (0 resets) in 6 ms. (12 steps per ms) remains 0/1 properties
FORMULA UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-13 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 256 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 256 transition count 470
Applied a total of 240 rules in 11 ms. Remains 256 /376 variables (removed 120) and now considering 470/590 (removed 120) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 21 ms. Remains : 256/376 places, 470/590 transitions.
[2024-06-01 19:18:22] [INFO ] Flatten gal took : 16 ms
[2024-06-01 19:18:22] [INFO ] Flatten gal took : 17 ms
[2024-06-01 19:18:22] [INFO ] Input system was already deterministic with 470 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 256 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 256 transition count 470
Applied a total of 240 rules in 15 ms. Remains 256 /376 variables (removed 120) and now considering 470/590 (removed 120) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 16 ms. Remains : 256/376 places, 470/590 transitions.
[2024-06-01 19:18:22] [INFO ] Flatten gal took : 18 ms
[2024-06-01 19:18:22] [INFO ] Flatten gal took : 21 ms
[2024-06-01 19:18:22] [INFO ] Input system was already deterministic with 470 transitions.
[2024-06-01 19:18:23] [INFO ] Flatten gal took : 84 ms
[2024-06-01 19:18:23] [INFO ] Flatten gal took : 77 ms
[2024-06-01 19:18:24] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 81 ms.
[2024-06-01 19:18:24] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 376 places, 590 transitions and 1770 arcs took 10 ms.
Total runtime 72278 ms.
There are residual formulas that ITS could not solve within timeout
Usage: pnml2lts-sym [-gvqh] [--order=
[--mu-opt] [--saturation=
[--sat-granularity=
[--guidance=
[--action=
[--trace=
[--mu=
[--ctl=
[--save-levels=STRING] [--pg-solve] [--attr=
[--saturating-attractor] [--write-strategy=
[--check-strategy] [--interactive-play] [--player]
[--pg-write=
[--edge-label=
[--mucalc=
[--allow-undefined-edges] [--allow-undefined-values]
[-p|--por=
[--weak=[valmari] (default: uses stronger left-commutativity)]
[--leap] [-r|--regroup=<(T,)+>] [--sloan-w1=
[--cw-max-cols=
[--mh-timeout=
[--graph-metrics] [--regroup-exit] [--regroup-time]
[-g|--pins-guards] [--vset=
[--ldd32-cache=
[--cache-ratio=
[--min-free-nodes=
[--fdd-reorder=
[--vset-cache-diff=
[--next-union] [--peak-nodes] [--maxsum=
[--block-size=
[--debug=
[--timeout=INT] [--version] [-h|--help] [--usage]
[OPTIONS]
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-00
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-01
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-02
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-03
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-04
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-05
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-06
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-07
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-08
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-09
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-10
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-11
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-12
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-14
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-15
BK_STOP 1717269505017
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2024
ctl formula name UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-00
ctl formula formula --ctl=/tmp/528/ctl_0_
ctl formula name UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-01
ctl formula formula --ctl=/tmp/528/ctl_1_
ctl formula name UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-02
ctl formula formula --ctl=/tmp/528/ctl_2_
ctl formula name UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-03
ctl formula formula --ctl=/tmp/528/ctl_3_
ctl formula name UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-04
ctl formula formula --ctl=/tmp/528/ctl_4_
ctl formula name UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-05
ctl formula formula --ctl=/tmp/528/ctl_5_
ctl formula name UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-06
ctl formula formula --ctl=/tmp/528/ctl_6_
ctl formula name UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-07
ctl formula formula --ctl=/tmp/528/ctl_7_
ctl formula name UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-08
ctl formula formula --ctl=/tmp/528/ctl_8_
ctl formula name UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-09
ctl formula formula --ctl=/tmp/528/ctl_9_
ctl formula name UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-10
ctl formula formula --ctl=/tmp/528/ctl_10_
ctl formula name UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-11
ctl formula formula --ctl=/tmp/528/ctl_11_
ctl formula name UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-12
ctl formula formula --ctl=/tmp/528/ctl_12_
ctl formula name UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-14
ctl formula formula --ctl=/tmp/528/ctl_13_
ctl formula name UtilityControlRoom-COL-Z4T4N10-CTLFireability-2024-15
ctl formula formula --ctl=/tmp/528/ctl_14_
pnml2lts-sym, ** error **: unknown vector set implementation lddmc
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-COL-Z4T4N10"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is UtilityControlRoom-COL-Z4T4N10, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r544-smll-171701110800138"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-COL-Z4T4N10.tgz
mv UtilityControlRoom-COL-Z4T4N10 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;