Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r544-smll-171701110800106.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is UtilityControlRoom-COL-Z4T4N02, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r544-smll-171701110800106
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 556K
-rw-r--r-- 1 mcc users 11K Apr 13 05:44 CTLCardinality.txt
-rw-r--r-- 1 mcc users 109K Apr 13 05:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.4K Apr 13 05:40 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K Apr 13 05:40 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.3K Apr 23 08:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 08:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Apr 23 08:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 08:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 13 05:51 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 135K Apr 13 05:51 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 13 05:48 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 92K Apr 13 05:48 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Apr 23 08:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Apr 23 08:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_pt
-rw-r--r-- 1 mcc users 8 May 18 16:43 instance
-rw-r--r-- 1 mcc users 5 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 29K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-00
FORMULA_NAME UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-01
FORMULA_NAME UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-02
FORMULA_NAME UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-03
FORMULA_NAME UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-04
FORMULA_NAME UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-05
FORMULA_NAME UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-06
FORMULA_NAME UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-07
FORMULA_NAME UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-08
FORMULA_NAME UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-09
FORMULA_NAME UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-10
FORMULA_NAME UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-11
FORMULA_NAME UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-12
FORMULA_NAME UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-13
FORMULA_NAME UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-14
FORMULA_NAME UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-15

=== Now, execution of the tool begins

BK_START 1717265415257

Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-COL-Z4T4N02
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-06-01 18:10:17] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-06-01 18:10:17] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-06-01 18:10:17] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2024-06-01 18:10:17] [WARNING] Using fallBack plugin, rng conformance not checked
[2024-06-01 18:10:18] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 1013 ms
[2024-06-01 18:10:18] [INFO ] Imported 13 HL places and 12 HL transitions for a total of 80 PT places and 150.0 transition bindings in 22 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 22 ms.
[2024-06-01 18:10:18] [INFO ] Built PT skeleton of HLPN with 13 places and 12 transitions 37 arcs in 5 ms.
[2024-06-01 18:10:18] [INFO ] Skeletonized 16 HLPN properties in 4 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Remains 10 properties that can be checked using skeleton over-approximation.
Ensure Unique test removed 1 transitions
Reduce redundant transitions removed 1 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
RANDOM walk for 40002 steps (8 resets) in 674 ms. (59 steps per ms) remains 1/18 properties
BEST_FIRST walk for 40003 steps (8 resets) in 245 ms. (162 steps per ms) remains 1/1 properties
// Phase 1: matrix 11 rows 13 cols
[2024-06-01 18:10:18] [INFO ] Computed 5 invariants in 5 ms
At refinement iteration 0 (INCLUDED_ONLY) 0/6 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 1 unsolved
Problem AtomicPropp17 is UNSAT
After SMT solving in domain Real declared 12/24 variables, and 4 constraints, problems are : Problem set: 1 solved, 0 unsolved in 189 ms.
Refiners :[Positive P Invariants (semi-flows): 4/5 constraints, State Equation: 0/13 constraints, PredecessorRefiner: 1/1 constraints, Known Traps: 0/0 constraints]
After SMT, in 235ms problems are : Problem set: 1 solved, 0 unsolved
Skipping Parikh replay, no witness traces provided.
Successfully simplified 1 atomic propositions for a total of 10 simplifications.
[2024-06-01 18:10:19] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2024-06-01 18:10:19] [INFO ] Flatten gal took : 24 ms
FORMULA UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2024-06-01 18:10:19] [INFO ] Flatten gal took : 6 ms
Domain [Cli(2), Z(4), Z(4)] of place MovetoZ breaks symmetries in sort Z
Transition timeout forces synchronizations/join behavior on parameter c of sort Cli
[2024-06-01 18:10:19] [INFO ] Unfolded HLPN to a Petri net with 80 places and 150 transitions 482 arcs in 24 ms.
[2024-06-01 18:10:19] [INFO ] Unfolded 15 HLPN properties in 1 ms.
[2024-06-01 18:10:19] [INFO ] Reduced 6 identical enabling conditions.
[2024-06-01 18:10:19] [INFO ] Reduced 6 identical enabling conditions.
[2024-06-01 18:10:19] [INFO ] Reduced 6 identical enabling conditions.
[2024-06-01 18:10:19] [INFO ] Reduced 6 identical enabling conditions.
[2024-06-01 18:10:19] [INFO ] Reduced 6 identical enabling conditions.
[2024-06-01 18:10:19] [INFO ] Reduced 6 identical enabling conditions.
[2024-06-01 18:10:19] [INFO ] Reduced 6 identical enabling conditions.
[2024-06-01 18:10:19] [INFO ] Reduced 6 identical enabling conditions.
[2024-06-01 18:10:19] [INFO ] Reduced 6 identical enabling conditions.
[2024-06-01 18:10:19] [INFO ] Reduced 6 identical enabling conditions.
[2024-06-01 18:10:19] [INFO ] Reduced 6 identical enabling conditions.
Ensure Unique test removed 32 transitions
Reduce redundant transitions removed 32 transitions.
Support contains 80 out of 80 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 80/80 places, 118/118 transitions.
Applied a total of 0 rules in 9 ms. Remains 80 /80 variables (removed 0) and now considering 118/118 (removed 0) transitions.
// Phase 1: matrix 118 rows 80 cols
[2024-06-01 18:10:19] [INFO ] Computed 7 invariants in 15 ms
[2024-06-01 18:10:19] [INFO ] Implicit Places using invariants in 98 ms returned []
[2024-06-01 18:10:19] [INFO ] Invariant cache hit.
[2024-06-01 18:10:19] [INFO ] Implicit Places using invariants and state equation in 117 ms returned []
Implicit Place search using SMT with State Equation took 228 ms to find 0 implicit places.
Running 116 sub problems to find dead transitions.
[2024-06-01 18:10:19] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/78 variables, 2/2 constraints. Problems are: Problem set: 0 solved, 116 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/78 variables, 0/2 constraints. Problems are: Problem set: 0 solved, 116 unsolved
At refinement iteration 2 (OVERLAPS) 2/80 variables, 5/7 constraints. Problems are: Problem set: 0 solved, 116 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/80 variables, 0/7 constraints. Problems are: Problem set: 0 solved, 116 unsolved
At refinement iteration 4 (OVERLAPS) 118/198 variables, 80/87 constraints. Problems are: Problem set: 0 solved, 116 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/198 variables, 0/87 constraints. Problems are: Problem set: 0 solved, 116 unsolved
At refinement iteration 6 (OVERLAPS) 0/198 variables, 0/87 constraints. Problems are: Problem set: 0 solved, 116 unsolved
No progress, stopping.
After SMT solving in domain Real declared 198/198 variables, and 87 constraints, problems are : Problem set: 0 solved, 116 unsolved in 3181 ms.
Refiners :[Positive P Invariants (semi-flows): 7/7 constraints, State Equation: 80/80 constraints, PredecessorRefiner: 116/116 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 116 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/78 variables, 2/2 constraints. Problems are: Problem set: 0 solved, 116 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/78 variables, 0/2 constraints. Problems are: Problem set: 0 solved, 116 unsolved
At refinement iteration 2 (OVERLAPS) 2/80 variables, 5/7 constraints. Problems are: Problem set: 0 solved, 116 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/80 variables, 0/7 constraints. Problems are: Problem set: 0 solved, 116 unsolved
At refinement iteration 4 (OVERLAPS) 118/198 variables, 80/87 constraints. Problems are: Problem set: 0 solved, 116 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/198 variables, 116/203 constraints. Problems are: Problem set: 0 solved, 116 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/198 variables, 0/203 constraints. Problems are: Problem set: 0 solved, 116 unsolved
At refinement iteration 7 (OVERLAPS) 0/198 variables, 0/203 constraints. Problems are: Problem set: 0 solved, 116 unsolved
No progress, stopping.
After SMT solving in domain Int declared 198/198 variables, and 203 constraints, problems are : Problem set: 0 solved, 116 unsolved in 3300 ms.
Refiners :[Positive P Invariants (semi-flows): 7/7 constraints, State Equation: 80/80 constraints, PredecessorRefiner: 116/116 constraints, Known Traps: 0/0 constraints]
After SMT, in 6656ms problems are : Problem set: 0 solved, 116 unsolved
Search for dead transitions found 0 dead transitions in 6665ms
Finished structural reductions in LTL mode , in 1 iterations and 6923 ms. Remains : 80/80 places, 118/118 transitions.
Support contains 80 out of 80 places after structural reductions.
[2024-06-01 18:10:26] [INFO ] Flatten gal took : 29 ms
[2024-06-01 18:10:26] [INFO ] Flatten gal took : 40 ms
[2024-06-01 18:10:26] [INFO ] Input system was already deterministic with 118 transitions.
Reduction of identical properties reduced properties to check from 36 to 29
RANDOM walk for 40000 steps (8 resets) in 299 ms. (133 steps per ms) remains 1/29 properties
BEST_FIRST walk for 40004 steps (8 resets) in 650 ms. (61 steps per ms) remains 1/1 properties
[2024-06-01 18:10:26] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/21 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 1 unsolved
Problem AtomicPropp35 is UNSAT
After SMT solving in domain Real declared 80/198 variables, and 7 constraints, problems are : Problem set: 1 solved, 0 unsolved in 51 ms.
Refiners :[Positive P Invariants (semi-flows): 7/7 constraints, State Equation: 0/80 constraints, PredecessorRefiner: 1/1 constraints, Known Traps: 0/0 constraints]
After SMT, in 59ms problems are : Problem set: 1 solved, 0 unsolved
Skipping Parikh replay, no witness traces provided.
Successfully simplified 1 atomic propositions for a total of 15 simplifications.
[2024-06-01 18:10:27] [INFO ] Flatten gal took : 22 ms
[2024-06-01 18:10:27] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2024-06-01 18:10:27] [INFO ] Flatten gal took : 43 ms
[2024-06-01 18:10:27] [INFO ] Input system was already deterministic with 118 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 80/80 places, 118/118 transitions.
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 24 place count 56 transition count 94
Iterating global reduction 0 with 24 rules applied. Total rules applied 48 place count 56 transition count 94
Applied a total of 48 rules in 10 ms. Remains 56 /80 variables (removed 24) and now considering 94/118 (removed 24) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 56/80 places, 94/118 transitions.
[2024-06-01 18:10:27] [INFO ] Flatten gal took : 11 ms
[2024-06-01 18:10:27] [INFO ] Flatten gal took : 17 ms
[2024-06-01 18:10:27] [INFO ] Input system was already deterministic with 94 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 80/80 places, 118/118 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 32 transitions
Trivial Post-agglo rules discarded 32 transitions
Performed 32 trivial Post agglomeration. Transition count delta: 32
Iterating post reduction 0 with 32 rules applied. Total rules applied 32 place count 80 transition count 86
Reduce places removed 32 places and 0 transitions.
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 1 with 40 rules applied. Total rules applied 72 place count 48 transition count 78
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 8 Pre rules applied. Total rules applied 72 place count 48 transition count 70
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 2 with 16 rules applied. Total rules applied 88 place count 40 transition count 70
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 91 place count 37 transition count 46
Iterating global reduction 2 with 3 rules applied. Total rules applied 94 place count 37 transition count 46
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 100 place count 31 transition count 40
Iterating global reduction 2 with 6 rules applied. Total rules applied 106 place count 31 transition count 40
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 112 place count 25 transition count 28
Iterating global reduction 2 with 6 rules applied. Total rules applied 118 place count 25 transition count 28
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 124 place count 19 transition count 22
Iterating global reduction 2 with 6 rules applied. Total rules applied 130 place count 19 transition count 22
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 2 with 6 rules applied. Total rules applied 136 place count 19 transition count 16
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Ensure Unique test removed 1 places
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 5 rules applied. Total rules applied 141 place count 16 transition count 14
Applied a total of 141 rules in 28 ms. Remains 16 /80 variables (removed 64) and now considering 14/118 (removed 104) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 30 ms. Remains : 16/80 places, 14/118 transitions.
[2024-06-01 18:10:27] [INFO ] Flatten gal took : 3 ms
[2024-06-01 18:10:27] [INFO ] Flatten gal took : 2 ms
[2024-06-01 18:10:27] [INFO ] Input system was already deterministic with 14 transitions.
Starting structural reductions in LTL mode, iteration 0 : 80/80 places, 118/118 transitions.
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 24 place count 56 transition count 94
Iterating global reduction 0 with 24 rules applied. Total rules applied 48 place count 56 transition count 94
Applied a total of 48 rules in 3 ms. Remains 56 /80 variables (removed 24) and now considering 94/118 (removed 24) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 56/80 places, 94/118 transitions.
[2024-06-01 18:10:27] [INFO ] Flatten gal took : 8 ms
[2024-06-01 18:10:27] [INFO ] Flatten gal took : 10 ms
[2024-06-01 18:10:27] [INFO ] Input system was already deterministic with 94 transitions.
Starting structural reductions in LTL mode, iteration 0 : 80/80 places, 118/118 transitions.
Applied a total of 0 rules in 1 ms. Remains 80 /80 variables (removed 0) and now considering 118/118 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 80/80 places, 118/118 transitions.
[2024-06-01 18:10:27] [INFO ] Flatten gal took : 8 ms
[2024-06-01 18:10:27] [INFO ] Flatten gal took : 9 ms
[2024-06-01 18:10:27] [INFO ] Input system was already deterministic with 118 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 80/80 places, 118/118 transitions.
Performed 32 Post agglomeration using F-continuation condition.Transition count delta: 32
Iterating post reduction 0 with 32 rules applied. Total rules applied 32 place count 80 transition count 86
Reduce places removed 32 places and 0 transitions.
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 1 with 40 rules applied. Total rules applied 72 place count 48 transition count 78
Applied a total of 72 rules in 7 ms. Remains 48 /80 variables (removed 32) and now considering 78/118 (removed 40) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 7 ms. Remains : 48/80 places, 78/118 transitions.
[2024-06-01 18:10:27] [INFO ] Flatten gal took : 5 ms
[2024-06-01 18:10:27] [INFO ] Flatten gal took : 6 ms
[2024-06-01 18:10:27] [INFO ] Input system was already deterministic with 78 transitions.
Starting structural reductions in LTL mode, iteration 0 : 80/80 places, 118/118 transitions.
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 24 place count 56 transition count 94
Iterating global reduction 0 with 24 rules applied. Total rules applied 48 place count 56 transition count 94
Applied a total of 48 rules in 2 ms. Remains 56 /80 variables (removed 24) and now considering 94/118 (removed 24) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 56/80 places, 94/118 transitions.
[2024-06-01 18:10:27] [INFO ] Flatten gal took : 8 ms
[2024-06-01 18:10:27] [INFO ] Flatten gal took : 8 ms
[2024-06-01 18:10:27] [INFO ] Input system was already deterministic with 94 transitions.
Starting structural reductions in LTL mode, iteration 0 : 80/80 places, 118/118 transitions.
Applied a total of 0 rules in 1 ms. Remains 80 /80 variables (removed 0) and now considering 118/118 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 80/80 places, 118/118 transitions.
[2024-06-01 18:10:27] [INFO ] Flatten gal took : 9 ms
[2024-06-01 18:10:27] [INFO ] Flatten gal took : 10 ms
[2024-06-01 18:10:27] [INFO ] Input system was already deterministic with 118 transitions.
Starting structural reductions in LTL mode, iteration 0 : 80/80 places, 118/118 transitions.
Applied a total of 0 rules in 1 ms. Remains 80 /80 variables (removed 0) and now considering 118/118 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 80/80 places, 118/118 transitions.
[2024-06-01 18:10:27] [INFO ] Flatten gal took : 8 ms
[2024-06-01 18:10:27] [INFO ] Flatten gal took : 10 ms
[2024-06-01 18:10:27] [INFO ] Input system was already deterministic with 118 transitions.
Starting structural reductions in LTL mode, iteration 0 : 80/80 places, 118/118 transitions.
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 24 place count 56 transition count 94
Iterating global reduction 0 with 24 rules applied. Total rules applied 48 place count 56 transition count 94
Applied a total of 48 rules in 3 ms. Remains 56 /80 variables (removed 24) and now considering 94/118 (removed 24) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 56/80 places, 94/118 transitions.
[2024-06-01 18:10:27] [INFO ] Flatten gal took : 6 ms
[2024-06-01 18:10:27] [INFO ] Flatten gal took : 6 ms
[2024-06-01 18:10:27] [INFO ] Input system was already deterministic with 94 transitions.
Starting structural reductions in LTL mode, iteration 0 : 80/80 places, 118/118 transitions.
Applied a total of 0 rules in 1 ms. Remains 80 /80 variables (removed 0) and now considering 118/118 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 80/80 places, 118/118 transitions.
[2024-06-01 18:10:27] [INFO ] Flatten gal took : 7 ms
[2024-06-01 18:10:27] [INFO ] Flatten gal took : 7 ms
[2024-06-01 18:10:27] [INFO ] Input system was already deterministic with 118 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 80/80 places, 118/118 transitions.
Performed 32 Post agglomeration using F-continuation condition.Transition count delta: 32
Iterating post reduction 0 with 32 rules applied. Total rules applied 32 place count 80 transition count 86
Reduce places removed 32 places and 0 transitions.
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 1 with 40 rules applied. Total rules applied 72 place count 48 transition count 78
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 8 Pre rules applied. Total rules applied 72 place count 48 transition count 70
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 2 with 16 rules applied. Total rules applied 88 place count 40 transition count 70
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 92 place count 38 transition count 68
Applied a total of 92 rules in 10 ms. Remains 38 /80 variables (removed 42) and now considering 68/118 (removed 50) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 38/80 places, 68/118 transitions.
[2024-06-01 18:10:27] [INFO ] Flatten gal took : 5 ms
[2024-06-01 18:10:27] [INFO ] Flatten gal took : 5 ms
[2024-06-01 18:10:27] [INFO ] Input system was already deterministic with 68 transitions.
Starting structural reductions in LTL mode, iteration 0 : 80/80 places, 118/118 transitions.
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 24 place count 56 transition count 94
Iterating global reduction 0 with 24 rules applied. Total rules applied 48 place count 56 transition count 94
Applied a total of 48 rules in 3 ms. Remains 56 /80 variables (removed 24) and now considering 94/118 (removed 24) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 56/80 places, 94/118 transitions.
[2024-06-01 18:10:27] [INFO ] Flatten gal took : 7 ms
[2024-06-01 18:10:27] [INFO ] Flatten gal took : 7 ms
[2024-06-01 18:10:27] [INFO ] Input system was already deterministic with 94 transitions.
Starting structural reductions in LTL mode, iteration 0 : 80/80 places, 118/118 transitions.
Applied a total of 0 rules in 1 ms. Remains 80 /80 variables (removed 0) and now considering 118/118 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 80/80 places, 118/118 transitions.
[2024-06-01 18:10:27] [INFO ] Flatten gal took : 7 ms
[2024-06-01 18:10:27] [INFO ] Flatten gal took : 7 ms
[2024-06-01 18:10:28] [INFO ] Input system was already deterministic with 118 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 80/80 places, 118/118 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 32 transitions
Trivial Post-agglo rules discarded 32 transitions
Performed 32 trivial Post agglomeration. Transition count delta: 32
Iterating post reduction 0 with 32 rules applied. Total rules applied 32 place count 80 transition count 86
Reduce places removed 32 places and 0 transitions.
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 1 with 40 rules applied. Total rules applied 72 place count 48 transition count 78
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 8 Pre rules applied. Total rules applied 72 place count 48 transition count 70
Deduced a syphon composed of 8 places in 1 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 2 with 16 rules applied. Total rules applied 88 place count 40 transition count 70
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 91 place count 37 transition count 46
Iterating global reduction 2 with 3 rules applied. Total rules applied 94 place count 37 transition count 46
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 100 place count 31 transition count 40
Iterating global reduction 2 with 6 rules applied. Total rules applied 106 place count 31 transition count 40
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 112 place count 25 transition count 28
Iterating global reduction 2 with 6 rules applied. Total rules applied 118 place count 25 transition count 28
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 124 place count 19 transition count 22
Iterating global reduction 2 with 6 rules applied. Total rules applied 130 place count 19 transition count 22
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 2 with 6 rules applied. Total rules applied 136 place count 19 transition count 16
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 136 place count 19 transition count 14
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 140 place count 17 transition count 14
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 144 place count 15 transition count 12
Applied a total of 144 rules in 10 ms. Remains 15 /80 variables (removed 65) and now considering 12/118 (removed 106) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 15/80 places, 12/118 transitions.
[2024-06-01 18:10:28] [INFO ] Flatten gal took : 1 ms
[2024-06-01 18:10:28] [INFO ] Flatten gal took : 1 ms
[2024-06-01 18:10:28] [INFO ] Input system was already deterministic with 12 transitions.
[2024-06-01 18:10:28] [INFO ] Flatten gal took : 15 ms
[2024-06-01 18:10:28] [INFO ] Flatten gal took : 16 ms
[2024-06-01 18:10:28] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 21 ms.
[2024-06-01 18:10:28] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 80 places, 118 transitions and 354 arcs took 6 ms.
Total runtime 11163 ms.
There are residual formulas that ITS could not solve within timeout
Usage: pnml2lts-sym [-gvqh] [--order=]
[--mu-opt] [--saturation=]
[--sat-granularity=] [--save-sat-levels]
[--guidance=] [-d|--deadlock]
[--action=] [-i|--invariant=STRING] [-n|--no-exit]
[--trace=] [--type=]
[--mu=.mu] [--ctl-star=.ctl]
[--ctl=.ctl] [--ltl=.ltl] [--dot=STRING]
[--save-levels=STRING] [--pg-solve] [--attr=]
[--saturating-attractor] [--write-strategy=.spg]
[--check-strategy] [--interactive-play] [--player]
[--pg-write=.spg] [--no-matrix] [--noack=<1|2>]
[--edge-label=] [--labels] [-m|--matrix]
[--mucalc=.mcf|] [-c|--cache]
[--allow-undefined-edges] [--allow-undefined-values]
[-p|--por= (default: heur)]
[--weak=[valmari] (default: uses stronger left-commutativity)]
[--leap] [-r|--regroup=<(T,)+>] [--sloan-w1=] [--sloan-w2=]
[--cw-max-cols=] [--cw-max-rows=] [--col-ins=<(C.C',)+>]
[--mh-timeout=] [--row-perm=<(R,)+>] [--col-perm=<(C,)+>]
[--graph-metrics] [--regroup-exit] [--regroup-time]
[-g|--pins-guards] [--vset=] [--ldd32-step=]
[--ldd32-cache=] [--ldd-step=] [--ldd-cache=]
[--cache-ratio=] [--max-increase=]
[--min-free-nodes=] [--fdd-bits=]
[--fdd-reorder=]
[--vset-cache-diff=] [--no-soundness-check] [--precise]
[--next-union] [--peak-nodes] [--maxsum=]
[--block-size=] [--cluster-size=] [-v] [-q]
[--debug=] [--stats] [--where] [--when]
[--timeout=INT] [--version] [-h|--help] [--usage]
[OPTIONS] []
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-00
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-01
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-02
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-03
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-04
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-05
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-06
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-07
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-08
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-09
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-10
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-11
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-12
Could not compute solution for formula : UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-15

BK_STOP 1717265428751

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2024
ctl formula name UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-00
ctl formula formula --ctl=/tmp/518/ctl_0_
ctl formula name UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-01
ctl formula formula --ctl=/tmp/518/ctl_1_
ctl formula name UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-02
ctl formula formula --ctl=/tmp/518/ctl_2_
ctl formula name UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-03
ctl formula formula --ctl=/tmp/518/ctl_3_
ctl formula name UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-04
ctl formula formula --ctl=/tmp/518/ctl_4_
ctl formula name UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-05
ctl formula formula --ctl=/tmp/518/ctl_5_
ctl formula name UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-06
ctl formula formula --ctl=/tmp/518/ctl_6_
ctl formula name UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-07
ctl formula formula --ctl=/tmp/518/ctl_7_
ctl formula name UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-08
ctl formula formula --ctl=/tmp/518/ctl_8_
ctl formula name UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-09
ctl formula formula --ctl=/tmp/518/ctl_9_
ctl formula name UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-10
ctl formula formula --ctl=/tmp/518/ctl_10_
ctl formula name UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-11
ctl formula formula --ctl=/tmp/518/ctl_11_
ctl formula name UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-12
ctl formula formula --ctl=/tmp/518/ctl_12_
ctl formula name UtilityControlRoom-COL-Z4T4N02-CTLFireability-2024-15
ctl formula formula --ctl=/tmp/518/ctl_13_
pnml2lts-sym, ** error **: unknown vector set implementation lddmc

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-COL-Z4T4N02"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is UtilityControlRoom-COL-Z4T4N02, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r544-smll-171701110800106"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-COL-Z4T4N02.tgz
mv UtilityControlRoom-COL-Z4T4N02 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;