Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r544-smll-171701110600058.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is UtilityControlRoom-COL-Z2T4N06, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r544-smll-171701110600058
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 552K
-rw-r--r-- 1 mcc users 12K Apr 13 05:27 CTLCardinality.txt
-rw-r--r-- 1 mcc users 113K Apr 13 05:27 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K Apr 13 05:24 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K Apr 13 05:24 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Apr 23 08:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Apr 23 08:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Apr 23 08:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 08:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Apr 13 05:37 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 145K Apr 13 05:37 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Apr 13 05:34 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 85K Apr 13 05:34 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Apr 23 08:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Apr 23 08:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_pt
-rw-r--r-- 1 mcc users 8 May 18 16:43 instance
-rw-r--r-- 1 mcc users 5 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 29K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-00
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-01
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-02
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-03
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-04
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-05
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-06
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-07
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-08
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-09
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-10
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-11
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-12
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-13
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-14
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-15

=== Now, execution of the tool begins

BK_START 1717258883070

Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-COL-Z2T4N06
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-06-01 16:21:24] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-06-01 16:21:24] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-06-01 16:21:25] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2024-06-01 16:21:25] [WARNING] Using fallBack plugin, rng conformance not checked
[2024-06-01 16:21:26] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 1013 ms
[2024-06-01 16:21:26] [INFO ] Imported 13 HL places and 12 HL transitions for a total of 106 PT places and 162.0 transition bindings in 25 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 22 ms.
[2024-06-01 16:21:26] [INFO ] Built PT skeleton of HLPN with 13 places and 12 transitions 37 arcs in 6 ms.
[2024-06-01 16:21:26] [INFO ] Skeletonized 16 HLPN properties in 4 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Remains 11 properties that can be checked using skeleton over-approximation.
Ensure Unique test removed 1 transitions
Reduce redundant transitions removed 1 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Reduction of identical properties reduced properties to check from 14 to 13
RANDOM walk for 614 steps (0 resets) in 42 ms. (14 steps per ms) remains 0/13 properties
[2024-06-01 16:21:26] [INFO ] Flatten gal took : 31 ms
[2024-06-01 16:21:26] [INFO ] Flatten gal took : 6 ms
Transition timeout forces synchronizations/join behavior on parameter c of sort Cli
Domain [Cli(6), Z(2), Z(2)] of place MovetoZ breaks symmetries in sort Z
[2024-06-01 16:21:26] [INFO ] Unfolded HLPN to a Petri net with 106 places and 162 transitions 510 arcs in 35 ms.
[2024-06-01 16:21:26] [INFO ] Unfolded 16 HLPN properties in 1 ms.
[2024-06-01 16:21:26] [INFO ] Reduced 6 identical enabling conditions.
[2024-06-01 16:21:26] [INFO ] Reduced 6 identical enabling conditions.
[2024-06-01 16:21:26] [INFO ] Reduced 6 identical enabling conditions.
[2024-06-01 16:21:26] [INFO ] Reduced 6 identical enabling conditions.
[2024-06-01 16:21:26] [INFO ] Reduced 6 identical enabling conditions.
[2024-06-01 16:21:26] [INFO ] Reduced 6 identical enabling conditions.
[2024-06-01 16:21:26] [INFO ] Reduced 6 identical enabling conditions.
[2024-06-01 16:21:26] [INFO ] Reduced 6 identical enabling conditions.
[2024-06-01 16:21:26] [INFO ] Reduced 6 identical enabling conditions.
[2024-06-01 16:21:26] [INFO ] Reduced 6 identical enabling conditions.
[2024-06-01 16:21:26] [INFO ] Reduced 6 identical enabling conditions.
[2024-06-01 16:21:26] [INFO ] Reduced 6 identical enabling conditions.
Ensure Unique test removed 24 transitions
Reduce redundant transitions removed 24 transitions.
Support contains 106 out of 106 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Applied a total of 0 rules in 10 ms. Remains 106 /106 variables (removed 0) and now considering 138/138 (removed 0) transitions.
// Phase 1: matrix 138 rows 106 cols
[2024-06-01 16:21:26] [INFO ] Computed 15 invariants in 20 ms
[2024-06-01 16:21:26] [INFO ] Implicit Places using invariants in 270 ms returned []
[2024-06-01 16:21:27] [INFO ] Invariant cache hit.
[2024-06-01 16:21:27] [INFO ] Implicit Places using invariants and state equation in 185 ms returned []
Implicit Place search using SMT with State Equation took 512 ms to find 0 implicit places.
Running 132 sub problems to find dead transitions.
[2024-06-01 16:21:27] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/100 variables, 2/2 constraints. Problems are: Problem set: 0 solved, 132 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/100 variables, 0/2 constraints. Problems are: Problem set: 0 solved, 132 unsolved
At refinement iteration 2 (OVERLAPS) 6/106 variables, 13/15 constraints. Problems are: Problem set: 0 solved, 132 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/106 variables, 0/15 constraints. Problems are: Problem set: 0 solved, 132 unsolved
At refinement iteration 4 (OVERLAPS) 138/244 variables, 106/121 constraints. Problems are: Problem set: 0 solved, 132 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/244 variables, 0/121 constraints. Problems are: Problem set: 0 solved, 132 unsolved
At refinement iteration 6 (OVERLAPS) 0/244 variables, 0/121 constraints. Problems are: Problem set: 0 solved, 132 unsolved
No progress, stopping.
After SMT solving in domain Real declared 244/244 variables, and 121 constraints, problems are : Problem set: 0 solved, 132 unsolved in 4388 ms.
Refiners :[Positive P Invariants (semi-flows): 15/15 constraints, State Equation: 106/106 constraints, PredecessorRefiner: 132/132 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 132 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/100 variables, 2/2 constraints. Problems are: Problem set: 0 solved, 132 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/100 variables, 0/2 constraints. Problems are: Problem set: 0 solved, 132 unsolved
At refinement iteration 2 (OVERLAPS) 6/106 variables, 13/15 constraints. Problems are: Problem set: 0 solved, 132 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/106 variables, 0/15 constraints. Problems are: Problem set: 0 solved, 132 unsolved
At refinement iteration 4 (OVERLAPS) 138/244 variables, 106/121 constraints. Problems are: Problem set: 0 solved, 132 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/244 variables, 132/253 constraints. Problems are: Problem set: 0 solved, 132 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/244 variables, 0/253 constraints. Problems are: Problem set: 0 solved, 132 unsolved
At refinement iteration 7 (OVERLAPS) 0/244 variables, 0/253 constraints. Problems are: Problem set: 0 solved, 132 unsolved
No progress, stopping.
After SMT solving in domain Int declared 244/244 variables, and 253 constraints, problems are : Problem set: 0 solved, 132 unsolved in 4681 ms.
Refiners :[Positive P Invariants (semi-flows): 15/15 constraints, State Equation: 106/106 constraints, PredecessorRefiner: 132/132 constraints, Known Traps: 0/0 constraints]
After SMT, in 9286ms problems are : Problem set: 0 solved, 132 unsolved
Search for dead transitions found 0 dead transitions in 9309ms
Finished structural reductions in LTL mode , in 1 iterations and 9855 ms. Remains : 106/106 places, 138/138 transitions.
Support contains 106 out of 106 places after structural reductions.
[2024-06-01 16:21:36] [INFO ] Flatten gal took : 32 ms
[2024-06-01 16:21:36] [INFO ] Flatten gal took : 43 ms
[2024-06-01 16:21:36] [INFO ] Input system was already deterministic with 138 transitions.
Reduction of identical properties reduced properties to check from 23 to 20
RANDOM walk for 2385 steps (0 resets) in 194 ms. (12 steps per ms) remains 0/20 properties
[2024-06-01 16:21:37] [INFO ] Flatten gal took : 21 ms
[2024-06-01 16:21:37] [INFO ] Flatten gal took : 32 ms
[2024-06-01 16:21:37] [INFO ] Input system was already deterministic with 138 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 12 place count 94 transition count 126
Iterating global reduction 0 with 12 rules applied. Total rules applied 24 place count 94 transition count 126
Applied a total of 24 rules in 13 ms. Remains 94 /106 variables (removed 12) and now considering 126/138 (removed 12) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 94/106 places, 126/138 transitions.
[2024-06-01 16:21:37] [INFO ] Flatten gal took : 11 ms
[2024-06-01 16:21:37] [INFO ] Flatten gal took : 13 ms
[2024-06-01 16:21:37] [INFO ] Input system was already deterministic with 126 transitions.
Starting structural reductions in LTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 12 place count 94 transition count 126
Iterating global reduction 0 with 12 rules applied. Total rules applied 24 place count 94 transition count 126
Applied a total of 24 rules in 4 ms. Remains 94 /106 variables (removed 12) and now considering 126/138 (removed 12) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 94/106 places, 126/138 transitions.
[2024-06-01 16:21:37] [INFO ] Flatten gal took : 12 ms
[2024-06-01 16:21:37] [INFO ] Flatten gal took : 16 ms
[2024-06-01 16:21:37] [INFO ] Input system was already deterministic with 126 transitions.
Starting structural reductions in LTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 12 place count 94 transition count 126
Iterating global reduction 0 with 12 rules applied. Total rules applied 24 place count 94 transition count 126
Applied a total of 24 rules in 13 ms. Remains 94 /106 variables (removed 12) and now considering 126/138 (removed 12) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 94/106 places, 126/138 transitions.
[2024-06-01 16:21:37] [INFO ] Flatten gal took : 11 ms
[2024-06-01 16:21:37] [INFO ] Flatten gal took : 12 ms
[2024-06-01 16:21:37] [INFO ] Input system was already deterministic with 126 transitions.
Starting structural reductions in LTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 12 place count 94 transition count 126
Iterating global reduction 0 with 12 rules applied. Total rules applied 24 place count 94 transition count 126
Applied a total of 24 rules in 8 ms. Remains 94 /106 variables (removed 12) and now considering 126/138 (removed 12) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 94/106 places, 126/138 transitions.
[2024-06-01 16:21:37] [INFO ] Flatten gal took : 11 ms
[2024-06-01 16:21:37] [INFO ] Flatten gal took : 11 ms
[2024-06-01 16:21:37] [INFO ] Input system was already deterministic with 126 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 24 transitions
Trivial Post-agglo rules discarded 24 transitions
Performed 24 trivial Post agglomeration. Transition count delta: 24
Iterating post reduction 0 with 24 rules applied. Total rules applied 24 place count 106 transition count 114
Reduce places removed 24 places and 0 transitions.
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 1 with 36 rules applied. Total rules applied 60 place count 82 transition count 102
Performed 12 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 12 Pre rules applied. Total rules applied 60 place count 82 transition count 90
Deduced a syphon composed of 12 places in 1 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 2 with 24 rules applied. Total rules applied 84 place count 70 transition count 90
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 85 place count 69 transition count 78
Iterating global reduction 2 with 1 rules applied. Total rules applied 86 place count 69 transition count 78
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 0 ms
Ensure Unique test removed 1 places
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 2 with 13 rules applied. Total rules applied 99 place count 62 transition count 72
Applied a total of 99 rules in 36 ms. Remains 62 /106 variables (removed 44) and now considering 72/138 (removed 66) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 36 ms. Remains : 62/106 places, 72/138 transitions.
[2024-06-01 16:21:37] [INFO ] Flatten gal took : 5 ms
[2024-06-01 16:21:37] [INFO ] Flatten gal took : 6 ms
[2024-06-01 16:21:37] [INFO ] Input system was already deterministic with 72 transitions.
Starting structural reductions in LTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Applied a total of 0 rules in 2 ms. Remains 106 /106 variables (removed 0) and now considering 138/138 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 106/106 places, 138/138 transitions.
[2024-06-01 16:21:37] [INFO ] Flatten gal took : 10 ms
[2024-06-01 16:21:37] [INFO ] Flatten gal took : 12 ms
[2024-06-01 16:21:37] [INFO ] Input system was already deterministic with 138 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Applied a total of 0 rules in 6 ms. Remains 106 /106 variables (removed 0) and now considering 138/138 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6 ms. Remains : 106/106 places, 138/138 transitions.
[2024-06-01 16:21:37] [INFO ] Flatten gal took : 10 ms
[2024-06-01 16:21:37] [INFO ] Flatten gal took : 10 ms
[2024-06-01 16:21:37] [INFO ] Input system was already deterministic with 138 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Performed 24 Post agglomeration using F-continuation condition.Transition count delta: 24
Iterating post reduction 0 with 24 rules applied. Total rules applied 24 place count 106 transition count 114
Reduce places removed 24 places and 0 transitions.
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 1 with 36 rules applied. Total rules applied 60 place count 82 transition count 102
Performed 12 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 12 Pre rules applied. Total rules applied 60 place count 82 transition count 90
Deduced a syphon composed of 12 places in 1 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 2 with 24 rules applied. Total rules applied 84 place count 70 transition count 90
Applied a total of 84 rules in 11 ms. Remains 70 /106 variables (removed 36) and now considering 90/138 (removed 48) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 70/106 places, 90/138 transitions.
[2024-06-01 16:21:37] [INFO ] Flatten gal took : 6 ms
[2024-06-01 16:21:37] [INFO ] Flatten gal took : 7 ms
[2024-06-01 16:21:37] [INFO ] Input system was already deterministic with 90 transitions.
Starting structural reductions in LTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Applied a total of 0 rules in 1 ms. Remains 106 /106 variables (removed 0) and now considering 138/138 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 106/106 places, 138/138 transitions.
[2024-06-01 16:21:37] [INFO ] Flatten gal took : 8 ms
[2024-06-01 16:21:37] [INFO ] Flatten gal took : 10 ms
[2024-06-01 16:21:37] [INFO ] Input system was already deterministic with 138 transitions.
Starting structural reductions in LTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 12 place count 94 transition count 126
Iterating global reduction 0 with 12 rules applied. Total rules applied 24 place count 94 transition count 126
Applied a total of 24 rules in 6 ms. Remains 94 /106 variables (removed 12) and now considering 126/138 (removed 12) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 94/106 places, 126/138 transitions.
[2024-06-01 16:21:37] [INFO ] Flatten gal took : 9 ms
[2024-06-01 16:21:37] [INFO ] Flatten gal took : 8 ms
[2024-06-01 16:21:38] [INFO ] Input system was already deterministic with 126 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Performed 24 Post agglomeration using F-continuation condition.Transition count delta: 24
Iterating post reduction 0 with 24 rules applied. Total rules applied 24 place count 106 transition count 114
Reduce places removed 24 places and 0 transitions.
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 1 with 36 rules applied. Total rules applied 60 place count 82 transition count 102
Performed 12 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 12 Pre rules applied. Total rules applied 60 place count 82 transition count 90
Deduced a syphon composed of 12 places in 1 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 2 with 24 rules applied. Total rules applied 84 place count 70 transition count 90
Applied a total of 84 rules in 12 ms. Remains 70 /106 variables (removed 36) and now considering 90/138 (removed 48) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 12 ms. Remains : 70/106 places, 90/138 transitions.
[2024-06-01 16:21:38] [INFO ] Flatten gal took : 5 ms
[2024-06-01 16:21:38] [INFO ] Flatten gal took : 10 ms
[2024-06-01 16:21:38] [INFO ] Input system was already deterministic with 90 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Performed 24 Post agglomeration using F-continuation condition.Transition count delta: 24
Iterating post reduction 0 with 24 rules applied. Total rules applied 24 place count 106 transition count 114
Reduce places removed 24 places and 0 transitions.
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 1 with 36 rules applied. Total rules applied 60 place count 82 transition count 102
Performed 12 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 12 Pre rules applied. Total rules applied 60 place count 82 transition count 90
Deduced a syphon composed of 12 places in 0 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 2 with 24 rules applied. Total rules applied 84 place count 70 transition count 90
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 2 with 12 rules applied. Total rules applied 96 place count 64 transition count 84
Applied a total of 96 rules in 15 ms. Remains 64 /106 variables (removed 42) and now considering 84/138 (removed 54) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 15 ms. Remains : 64/106 places, 84/138 transitions.
[2024-06-01 16:21:38] [INFO ] Flatten gal took : 5 ms
[2024-06-01 16:21:38] [INFO ] Flatten gal took : 5 ms
[2024-06-01 16:21:38] [INFO ] Input system was already deterministic with 84 transitions.
Starting structural reductions in LTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 12 place count 94 transition count 126
Iterating global reduction 0 with 12 rules applied. Total rules applied 24 place count 94 transition count 126
Applied a total of 24 rules in 5 ms. Remains 94 /106 variables (removed 12) and now considering 126/138 (removed 12) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 94/106 places, 126/138 transitions.
[2024-06-01 16:21:38] [INFO ] Flatten gal took : 7 ms
[2024-06-01 16:21:38] [INFO ] Flatten gal took : 7 ms
[2024-06-01 16:21:38] [INFO ] Input system was already deterministic with 126 transitions.
Starting structural reductions in LTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 12 place count 94 transition count 126
Iterating global reduction 0 with 12 rules applied. Total rules applied 24 place count 94 transition count 126
Applied a total of 24 rules in 2 ms. Remains 94 /106 variables (removed 12) and now considering 126/138 (removed 12) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 94/106 places, 126/138 transitions.
[2024-06-01 16:21:38] [INFO ] Flatten gal took : 7 ms
[2024-06-01 16:21:38] [INFO ] Flatten gal took : 7 ms
[2024-06-01 16:21:38] [INFO ] Input system was already deterministic with 126 transitions.
Starting structural reductions in LTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Applied a total of 0 rules in 2 ms. Remains 106 /106 variables (removed 0) and now considering 138/138 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 106/106 places, 138/138 transitions.
[2024-06-01 16:21:38] [INFO ] Flatten gal took : 7 ms
[2024-06-01 16:21:38] [INFO ] Flatten gal took : 7 ms
[2024-06-01 16:21:38] [INFO ] Input system was already deterministic with 138 transitions.
Starting structural reductions in LTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 12 place count 94 transition count 126
Iterating global reduction 0 with 12 rules applied. Total rules applied 24 place count 94 transition count 126
Applied a total of 24 rules in 4 ms. Remains 94 /106 variables (removed 12) and now considering 126/138 (removed 12) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 94/106 places, 126/138 transitions.
[2024-06-01 16:21:38] [INFO ] Flatten gal took : 7 ms
[2024-06-01 16:21:38] [INFO ] Flatten gal took : 7 ms
[2024-06-01 16:21:38] [INFO ] Input system was already deterministic with 126 transitions.
[2024-06-01 16:21:38] [INFO ] Flatten gal took : 17 ms
[2024-06-01 16:21:38] [INFO ] Flatten gal took : 17 ms
[2024-06-01 16:21:38] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 21 ms.
[2024-06-01 16:21:38] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 106 places, 138 transitions and 414 arcs took 6 ms.
Total runtime 13508 ms.
There are residual formulas that ITS could not solve within timeout
Usage: pnml2lts-sym [-gvqh] [--order=]
[--mu-opt] [--saturation=]
[--sat-granularity=] [--save-sat-levels]
[--guidance=] [-d|--deadlock]
[--action=] [-i|--invariant=STRING] [-n|--no-exit]
[--trace=] [--type=]
[--mu=.mu] [--ctl-star=.ctl]
[--ctl=.ctl] [--ltl=.ltl] [--dot=STRING]
[--save-levels=STRING] [--pg-solve] [--attr=]
[--saturating-attractor] [--write-strategy=.spg]
[--check-strategy] [--interactive-play] [--player]
[--pg-write=.spg] [--no-matrix] [--noack=<1|2>]
[--edge-label=] [--labels] [-m|--matrix]
[--mucalc=.mcf|] [-c|--cache]
[--allow-undefined-edges] [--allow-undefined-values]
[-p|--por= (default: heur)]
[--weak=[valmari] (default: uses stronger left-commutativity)]
[--leap] [-r|--regroup=<(T,)+>] [--sloan-w1=] [--sloan-w2=]
[--cw-max-cols=] [--cw-max-rows=] [--col-ins=<(C.C',)+>]
[--mh-timeout=] [--row-perm=<(R,)+>] [--col-perm=<(C,)+>]
[--graph-metrics] [--regroup-exit] [--regroup-time]
[-g|--pins-guards] [--vset=] [--ldd32-step=]
[--ldd32-cache=] [--ldd-step=] [--ldd-cache=]
[--cache-ratio=] [--max-increase=]
[--min-free-nodes=] [--fdd-bits=]
[--fdd-reorder=]
[--vset-cache-diff=] [--no-soundness-check] [--precise]
[--next-union] [--peak-nodes] [--maxsum=]
[--block-size=] [--cluster-size=] [-v] [-q]
[--debug=] [--stats] [--where] [--when]
[--timeout=INT] [--version] [-h|--help] [--usage]
[OPTIONS] []
Could not compute solution for formula : UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-00
Could not compute solution for formula : UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-01
Could not compute solution for formula : UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-02
Could not compute solution for formula : UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-03
Could not compute solution for formula : UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-04
Could not compute solution for formula : UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-05
Could not compute solution for formula : UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-06
Could not compute solution for formula : UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-07
Could not compute solution for formula : UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-08
Could not compute solution for formula : UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-09
Could not compute solution for formula : UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-10
Could not compute solution for formula : UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-11
Could not compute solution for formula : UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-12
Could not compute solution for formula : UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-13
Could not compute solution for formula : UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-14
Could not compute solution for formula : UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-15

BK_STOP 1717258899025

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2024
ctl formula name UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-00
ctl formula formula --ctl=/tmp/513/ctl_0_
ctl formula name UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-01
ctl formula formula --ctl=/tmp/513/ctl_1_
ctl formula name UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-02
ctl formula formula --ctl=/tmp/513/ctl_2_
ctl formula name UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-03
ctl formula formula --ctl=/tmp/513/ctl_3_
ctl formula name UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-04
ctl formula formula --ctl=/tmp/513/ctl_4_
ctl formula name UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-05
ctl formula formula --ctl=/tmp/513/ctl_5_
ctl formula name UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-06
ctl formula formula --ctl=/tmp/513/ctl_6_
ctl formula name UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-07
ctl formula formula --ctl=/tmp/513/ctl_7_
ctl formula name UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-08
ctl formula formula --ctl=/tmp/513/ctl_8_
ctl formula name UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-09
ctl formula formula --ctl=/tmp/513/ctl_9_
ctl formula name UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-10
ctl formula formula --ctl=/tmp/513/ctl_10_
ctl formula name UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-11
ctl formula formula --ctl=/tmp/513/ctl_11_
ctl formula name UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-12
ctl formula formula --ctl=/tmp/513/ctl_12_
ctl formula name UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-13
ctl formula formula --ctl=/tmp/513/ctl_13_
ctl formula name UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-14
ctl formula formula --ctl=/tmp/513/ctl_14_
ctl formula name UtilityControlRoom-COL-Z2T4N06-CTLFireability-2024-15
ctl formula formula --ctl=/tmp/513/ctl_15_
pnml2lts-sym, ** error **: unknown vector set implementation lddmc

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-COL-Z2T4N06"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is UtilityControlRoom-COL-Z2T4N06, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r544-smll-171701110600058"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-COL-Z2T4N06.tgz
mv UtilityControlRoom-COL-Z2T4N06 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;