fond
Model Checking Contest 2024
14th edition, Geneva, Switzerland, June 25, 2024
Execution of r540-smll-171690573500061
Last Updated
July 7, 2024

About the Execution of LTSMin+red for TCPcondis-PT-40

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
216.151 4487.00 7543.00 160.50 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r540-smll-171690573500061.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is TCPcondis-PT-40, examination is UpperBounds
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r540-smll-171690573500061
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 520K
-rw-r--r-- 1 mcc users 7.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 68K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 3.8K Apr 23 08:02 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 23 08:02 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 19 07:37 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 19 19:28 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 12 03:02 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 131K Apr 12 03:02 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Apr 12 03:02 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 111K Apr 12 03:02 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 08:02 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 08:02 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rwxr-xr-x 1 mcc users 24K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of positive values
NUM_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME TCPcondis-PT-40-UpperBounds-00
FORMULA_NAME TCPcondis-PT-40-UpperBounds-01
FORMULA_NAME TCPcondis-PT-40-UpperBounds-02
FORMULA_NAME TCPcondis-PT-40-UpperBounds-03
FORMULA_NAME TCPcondis-PT-40-UpperBounds-04
FORMULA_NAME TCPcondis-PT-40-UpperBounds-05
FORMULA_NAME TCPcondis-PT-40-UpperBounds-06
FORMULA_NAME TCPcondis-PT-40-UpperBounds-07
FORMULA_NAME TCPcondis-PT-40-UpperBounds-08
FORMULA_NAME TCPcondis-PT-40-UpperBounds-09
FORMULA_NAME TCPcondis-PT-40-UpperBounds-10
FORMULA_NAME TCPcondis-PT-40-UpperBounds-11
FORMULA_NAME TCPcondis-PT-40-UpperBounds-12
FORMULA_NAME TCPcondis-PT-40-UpperBounds-13
FORMULA_NAME TCPcondis-PT-40-UpperBounds-14
FORMULA_NAME TCPcondis-PT-40-UpperBounds-15

=== Now, execution of the tool begins

BK_START 1717229957787

Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=UpperBounds
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=TCPcondis-PT-40
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-06-01 08:19:20] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, UpperBounds, -timeout, 360, -rebuildPNML]
[2024-06-01 08:19:20] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-06-01 08:19:20] [WARNING] Skipping unknown tool specific annotation : Tina
[2024-06-01 08:19:20] [WARNING] Unknown XML tag in source file: size
[2024-06-01 08:19:20] [WARNING] Unknown XML tag in source file: color
[2024-06-01 08:19:20] [INFO ] Load time of PNML (sax parser for PT used): 98 ms
[2024-06-01 08:19:20] [INFO ] Transformed 30 places.
[2024-06-01 08:19:20] [INFO ] Transformed 32 transitions.
[2024-06-01 08:19:20] [INFO ] Parsed PT model containing 30 places and 32 transitions and 108 arcs in 350 ms.
Parsed 16 properties from file /home/mcc/execution/UpperBounds.xml in 19 ms.
Current structural bounds on expressions (Initially) : Max Seen:[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] Max Struct:[+inf, +inf, +inf, +inf, +inf, +inf, +inf, +inf, +inf, +inf, +inf, +inf, +inf, +inf, +inf, +inf]
Current structural bounds on expressions (Before main loop) : Max Seen:[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] Max Struct:[+inf, +inf, +inf, +inf, +inf, +inf, +inf, +inf, +inf, +inf, +inf, +inf, +inf, +inf, +inf, +inf]
// Phase 1: matrix 32 rows 30 cols
[2024-06-01 08:19:21] [INFO ] Computed 9 invariants in 14 ms
Current structural bounds on expressions (after invariants) : Max Seen:[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] Max Struct:[40, 280, 40, 40, 40, 40, 80, 40, 40, 320, 80, 120, 160, 280, 480, 160]
RANDOM walk for 10008 steps (2 resets) in 21 ms. (454 steps per ms)
FORMULA TCPcondis-PT-40-UpperBounds-08 40 TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
FORMULA TCPcondis-PT-40-UpperBounds-07 40 TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
FORMULA TCPcondis-PT-40-UpperBounds-05 40 TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
FORMULA TCPcondis-PT-40-UpperBounds-04 40 TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
FORMULA TCPcondis-PT-40-UpperBounds-03 40 TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
FORMULA TCPcondis-PT-40-UpperBounds-02 40 TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
FORMULA TCPcondis-PT-40-UpperBounds-00 40 TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
BEST_FIRST walk for 90007 steps (18 resets) in 202 ms. (443 steps per ms)
Current structural bounds on expressions (after WALK) : Max Seen:[40, 40, 40, 40, 40, 40, 40, 40, 40] Max Struct:[280, 80, 320, 80, 120, 160, 280, 480, 160]
[2024-06-01 08:19:21] [INFO ] Invariant cache hit.
[2024-06-01 08:19:21] [INFO ] [Real]Absence check using 3 positive place invariants in 7 ms returned sat
[2024-06-01 08:19:21] [INFO ] [Real]Absence check using 3 positive and 6 generalized place invariants in 5 ms returned unsat
[2024-06-01 08:19:21] [INFO ] [Real]Absence check using 3 positive place invariants in 4 ms returned sat
[2024-06-01 08:19:21] [INFO ] [Real]Absence check using 3 positive and 6 generalized place invariants in 4 ms returned unsat
[2024-06-01 08:19:21] [INFO ] [Real]Absence check using 3 positive place invariants in 3 ms returned sat
[2024-06-01 08:19:21] [INFO ] [Real]Absence check using 3 positive and 6 generalized place invariants in 16 ms returned unsat
[2024-06-01 08:19:21] [INFO ] [Real]Absence check using 3 positive place invariants in 4 ms returned sat
[2024-06-01 08:19:21] [INFO ] [Real]Absence check using 3 positive and 6 generalized place invariants in 3 ms returned unsat
[2024-06-01 08:19:21] [INFO ] [Real]Absence check using 3 positive place invariants in 4 ms returned sat
[2024-06-01 08:19:21] [INFO ] [Real]Absence check using 3 positive and 6 generalized place invariants in 14 ms returned unsat
[2024-06-01 08:19:21] [INFO ] [Real]Absence check using 3 positive place invariants in 2 ms returned sat
[2024-06-01 08:19:21] [INFO ] [Real]Absence check using 3 positive and 6 generalized place invariants in 2 ms returned unsat
[2024-06-01 08:19:21] [INFO ] [Real]Absence check using 3 positive place invariants in 5 ms returned sat
[2024-06-01 08:19:21] [INFO ] [Real]Absence check using 3 positive and 6 generalized place invariants in 5 ms returned unsat
[2024-06-01 08:19:22] [INFO ] [Real]Absence check using 3 positive place invariants in 3 ms returned sat
[2024-06-01 08:19:22] [INFO ] [Real]Absence check using 3 positive and 6 generalized place invariants in 5 ms returned unsat
[2024-06-01 08:19:22] [INFO ] [Real]Absence check using 3 positive place invariants in 6 ms returned sat
[2024-06-01 08:19:22] [INFO ] [Real]Absence check using 3 positive and 6 generalized place invariants in 4 ms returned unsat
Current structural bounds on expressions (after SMT) : Max Seen:[40, 40, 40, 40, 40, 40, 40, 40, 40] Max Struct:[40, 40, 40, 40, 40, 40, 40, 40, 40]
FORMULA TCPcondis-PT-40-UpperBounds-15 40 TECHNIQUES TOPOLOGICAL SAT_SMT RANDOM_WALK
FORMULA TCPcondis-PT-40-UpperBounds-14 40 TECHNIQUES TOPOLOGICAL SAT_SMT RANDOM_WALK
FORMULA TCPcondis-PT-40-UpperBounds-13 40 TECHNIQUES TOPOLOGICAL SAT_SMT RANDOM_WALK
FORMULA TCPcondis-PT-40-UpperBounds-12 40 TECHNIQUES TOPOLOGICAL SAT_SMT RANDOM_WALK
FORMULA TCPcondis-PT-40-UpperBounds-11 40 TECHNIQUES TOPOLOGICAL SAT_SMT RANDOM_WALK
FORMULA TCPcondis-PT-40-UpperBounds-10 40 TECHNIQUES TOPOLOGICAL SAT_SMT RANDOM_WALK
FORMULA TCPcondis-PT-40-UpperBounds-09 40 TECHNIQUES TOPOLOGICAL SAT_SMT RANDOM_WALK
FORMULA TCPcondis-PT-40-UpperBounds-06 40 TECHNIQUES TOPOLOGICAL SAT_SMT RANDOM_WALK
FORMULA TCPcondis-PT-40-UpperBounds-01 40 TECHNIQUES TOPOLOGICAL SAT_SMT RANDOM_WALK
Current structural bounds on expressions (After Parikh guided walk) : Max Seen:[] Max Struct:[]
RANDOM walk for 0 steps (0 resets) in 4 ms. (0 steps per ms) remains 0/0 properties
Finished probabilistic random walk after 0 steps, run visited all 0 properties in 0 ms. (steps per millisecond=0 )
Current structural bounds on expressions (After reachability solving 0 queries.) : Max Seen:[] Max Struct:[]
All properties solved without resorting to model-checking.
Total runtime 1720 ms.
ITS solved all properties within timeout

BK_STOP 1717229962274

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination UpperBounds -timeout 360 -rebuildPNML

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="TCPcondis-PT-40"
export BK_EXAMINATION="UpperBounds"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is TCPcondis-PT-40, examination is UpperBounds"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r540-smll-171690573500061"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/TCPcondis-PT-40.tgz
mv TCPcondis-PT-40 execution
cd execution
if [ "UpperBounds" = "ReachabilityDeadlock" ] || [ "UpperBounds" = "UpperBounds" ] || [ "UpperBounds" = "QuasiLiveness" ] || [ "UpperBounds" = "StableMarking" ] || [ "UpperBounds" = "Liveness" ] || [ "UpperBounds" = "OneSafe" ] || [ "UpperBounds" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "UpperBounds" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "UpperBounds" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "UpperBounds.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property UpperBounds.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "UpperBounds.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' UpperBounds.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "UpperBounds" = "ReachabilityDeadlock" ] || [ "UpperBounds" = "QuasiLiveness" ] || [ "UpperBounds" = "StableMarking" ] || [ "UpperBounds" = "Liveness" ] || [ "UpperBounds" = "OneSafe" ] ; then
echo "FORMULA_NAME UpperBounds"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;