Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r532-smll-171683810900154.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is SimpleLoadBal-PT-05, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r532-smll-171683810900154
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 768K
-rw-r--r-- 1 mcc users 8.8K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 77K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.0K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 5.7K Apr 23 07:56 LTLCardinality.txt
-rw-r--r-- 1 mcc users 32K Apr 23 07:56 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.3K Apr 23 07:56 LTLFireability.txt
-rw-r--r-- 1 mcc users 22K Apr 23 07:56 LTLFireability.xml
-rw-r--r-- 1 mcc users 23K Apr 13 12:09 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 196K Apr 13 12:09 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 17K Apr 13 12:08 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 107K Apr 13 12:08 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 07:56 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 23 07:56 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 155K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SimpleLoadBal-PT-05-CTLFireability-2024-00
FORMULA_NAME SimpleLoadBal-PT-05-CTLFireability-2024-01
FORMULA_NAME SimpleLoadBal-PT-05-CTLFireability-2024-02
FORMULA_NAME SimpleLoadBal-PT-05-CTLFireability-2024-03
FORMULA_NAME SimpleLoadBal-PT-05-CTLFireability-2024-04
FORMULA_NAME SimpleLoadBal-PT-05-CTLFireability-2024-05
FORMULA_NAME SimpleLoadBal-PT-05-CTLFireability-2024-06
FORMULA_NAME SimpleLoadBal-PT-05-CTLFireability-2024-07
FORMULA_NAME SimpleLoadBal-PT-05-CTLFireability-2024-08
FORMULA_NAME SimpleLoadBal-PT-05-CTLFireability-2024-09
FORMULA_NAME SimpleLoadBal-PT-05-CTLFireability-2024-10
FORMULA_NAME SimpleLoadBal-PT-05-CTLFireability-2024-11
FORMULA_NAME SimpleLoadBal-PT-05-CTLFireability-2023-12
FORMULA_NAME SimpleLoadBal-PT-05-CTLFireability-2023-13
FORMULA_NAME SimpleLoadBal-PT-05-CTLFireability-2023-14
FORMULA_NAME SimpleLoadBal-PT-05-CTLFireability-2023-15

=== Now, execution of the tool begins

BK_START 1717251773084

Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SimpleLoadBal-PT-05
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-06-01 14:22:55] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-06-01 14:22:55] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-06-01 14:22:55] [INFO ] Load time of PNML (sax parser for PT used): 175 ms
[2024-06-01 14:22:55] [INFO ] Transformed 59 places.
[2024-06-01 14:22:56] [INFO ] Transformed 180 transitions.
[2024-06-01 14:22:56] [INFO ] Found NUPN structural information;
[2024-06-01 14:22:56] [INFO ] Completing missing partition info from NUPN : creating a component with [P_client_idle_1, P_client_idle_2, P_client_idle_3, P_client_idle_4, P_client_idle_5, P_client_waiting_1, P_client_waiting_2, P_client_waiting_3, P_client_waiting_4, P_client_waiting_5, P_client_request_1, P_client_request_2, P_client_request_3, P_client_request_4, P_client_request_5, P_client_ack_1, P_client_ack_2, P_client_ack_3, P_client_ack_4, P_client_ack_5, P_server_idle_1, P_server_idle_2, P_server_waiting_1, P_server_waiting_2, P_server_processed_1, P_server_processed_2, P_server_notification_1, P_server_notification_2, P_server_notification_ack_1, P_server_notification_ack_2, P_server_request_1_1, P_server_request_1_2, P_server_request_2_1, P_server_request_2_2, P_server_request_3_1, P_server_request_3_2, P_server_request_4_1, P_server_request_4_2, P_server_request_5_1, P_server_request_5_2, P_lb_idle_1, P_lb_routing_1_1, P_lb_routing_1_2, P_lb_routing_1_3, P_lb_routing_1_4, P_lb_routing_1_5, P_lb_balancing_1, P_lb_load_1_0, P_lb_load_1_1, P_lb_load_1_2, P_lb_load_1_3, P_lb_load_1_4, P_lb_load_1_5, P_lb_load_2_0, P_lb_load_2_1, P_lb_load_2_2, P_lb_load_2_3, P_lb_load_2_4, P_lb_load_2_5]
[2024-06-01 14:22:56] [INFO ] Parsed PT model containing 59 places and 180 transitions and 1158 arcs in 414 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 31 ms.
Support contains 40 out of 59 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 59/59 places, 180/180 transitions.
Applied a total of 0 rules in 26 ms. Remains 59 /59 variables (removed 0) and now considering 180/180 (removed 0) transitions.
[2024-06-01 14:22:56] [INFO ] Flow matrix only has 140 transitions (discarded 40 similar events)
// Phase 1: matrix 140 rows 59 cols
[2024-06-01 14:22:56] [INFO ] Computed 19 invariants in 29 ms
[2024-06-01 14:22:56] [INFO ] Implicit Places using invariants in 561 ms returned [5, 6, 8, 9, 22, 23]
Discarding 6 places :
Implicit Place search using SMT only with invariants took 633 ms to find 6 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 53/59 places, 180/180 transitions.
Applied a total of 0 rules in 7 ms. Remains 53 /53 variables (removed 0) and now considering 180/180 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 702 ms. Remains : 53/59 places, 180/180 transitions.
Support contains 40 out of 53 places after structural reductions.
[2024-06-01 14:22:57] [INFO ] Flatten gal took : 102 ms
[2024-06-01 14:22:57] [INFO ] Flatten gal took : 72 ms
[2024-06-01 14:22:57] [INFO ] Input system was already deterministic with 180 transitions.
Reduction of identical properties reduced properties to check from 80 to 78
RANDOM walk for 40000 steps (8 resets) in 2615 ms. (15 steps per ms) remains 21/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 32 ms. (121 steps per ms) remains 21/21 properties
BEST_FIRST walk for 4003 steps (8 resets) in 38 ms. (102 steps per ms) remains 21/21 properties
BEST_FIRST walk for 4003 steps (8 resets) in 13 ms. (285 steps per ms) remains 21/21 properties
BEST_FIRST walk for 4003 steps (8 resets) in 41 ms. (95 steps per ms) remains 21/21 properties
BEST_FIRST walk for 4003 steps (8 resets) in 18 ms. (210 steps per ms) remains 21/21 properties
BEST_FIRST walk for 4004 steps (8 resets) in 30 ms. (129 steps per ms) remains 21/21 properties
BEST_FIRST walk for 4003 steps (8 resets) in 24 ms. (160 steps per ms) remains 21/21 properties
BEST_FIRST walk for 4003 steps (8 resets) in 14 ms. (266 steps per ms) remains 21/21 properties
BEST_FIRST walk for 4003 steps (8 resets) in 27 ms. (142 steps per ms) remains 21/21 properties
BEST_FIRST walk for 4004 steps (8 resets) in 22 ms. (174 steps per ms) remains 21/21 properties
BEST_FIRST walk for 4004 steps (8 resets) in 13 ms. (286 steps per ms) remains 21/21 properties
BEST_FIRST walk for 4002 steps (8 resets) in 17 ms. (222 steps per ms) remains 21/21 properties
BEST_FIRST walk for 4004 steps (8 resets) in 43 ms. (91 steps per ms) remains 21/21 properties
BEST_FIRST walk for 4003 steps (8 resets) in 11 ms. (333 steps per ms) remains 21/21 properties
BEST_FIRST walk for 4001 steps (8 resets) in 23 ms. (166 steps per ms) remains 21/21 properties
BEST_FIRST walk for 4002 steps (8 resets) in 14 ms. (266 steps per ms) remains 21/21 properties
BEST_FIRST walk for 4003 steps (8 resets) in 23 ms. (166 steps per ms) remains 21/21 properties
BEST_FIRST walk for 4003 steps (8 resets) in 17 ms. (222 steps per ms) remains 21/21 properties
BEST_FIRST walk for 4004 steps (8 resets) in 12 ms. (308 steps per ms) remains 21/21 properties
BEST_FIRST walk for 4003 steps (8 resets) in 30 ms. (129 steps per ms) remains 21/21 properties
BEST_FIRST walk for 4004 steps (8 resets) in 16 ms. (235 steps per ms) remains 21/21 properties
[2024-06-01 14:22:58] [INFO ] Flow matrix only has 140 transitions (discarded 40 similar events)
// Phase 1: matrix 140 rows 53 cols
[2024-06-01 14:22:58] [INFO ] Computed 13 invariants in 9 ms
[2024-06-01 14:22:58] [INFO ] State equation strengthened by 55 read => feed constraints.
At refinement iteration 0 (INCLUDED_ONLY) 0/29 variables, 29/29 constraints. Problems are: Problem set: 0 solved, 21 unsolved
Problem AtomicPropp12 is UNSAT
Problem AtomicPropp49 is UNSAT
Problem AtomicPropp58 is UNSAT
Problem AtomicPropp62 is UNSAT
Problem AtomicPropp65 is UNSAT
Problem AtomicPropp66 is UNSAT
Problem AtomicPropp77 is UNSAT
At refinement iteration 1 (INCLUDED_ONLY) 0/29 variables, 3/32 constraints. Problems are: Problem set: 7 solved, 14 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/29 variables, 0/32 constraints. Problems are: Problem set: 7 solved, 14 unsolved
At refinement iteration 3 (OVERLAPS) 17/46 variables, 5/37 constraints. Problems are: Problem set: 7 solved, 14 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/46 variables, 17/54 constraints. Problems are: Problem set: 7 solved, 14 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/46 variables, 0/54 constraints. Problems are: Problem set: 7 solved, 14 unsolved
At refinement iteration 6 (OVERLAPS) 1/47 variables, 1/55 constraints. Problems are: Problem set: 7 solved, 14 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/47 variables, 1/56 constraints. Problems are: Problem set: 7 solved, 14 unsolved
At refinement iteration 8 (INCLUDED_ONLY) 0/47 variables, 0/56 constraints. Problems are: Problem set: 7 solved, 14 unsolved
Problem AtomicPropp6 is UNSAT
Problem AtomicPropp9 is UNSAT
Problem AtomicPropp10 is UNSAT
Problem AtomicPropp11 is UNSAT
Problem AtomicPropp17 is UNSAT
Problem AtomicPropp30 is UNSAT
Problem AtomicPropp31 is UNSAT
Problem AtomicPropp35 is UNSAT
Problem AtomicPropp41 is UNSAT
Problem AtomicPropp53 is UNSAT
Problem AtomicPropp55 is UNSAT
Problem AtomicPropp57 is UNSAT
Problem AtomicPropp59 is UNSAT
All remaining problems are real, not stopping.
At refinement iteration 9 (OVERLAPS) 6/53 variables, 4/60 constraints. Problems are: Problem set: 20 solved, 1 unsolved
At refinement iteration 10 (INCLUDED_ONLY) 0/53 variables, 6/66 constraints. Problems are: Problem set: 20 solved, 1 unsolved
At refinement iteration 11 (INCLUDED_ONLY) 0/53 variables, 0/66 constraints. Problems are: Problem set: 20 solved, 1 unsolved
At refinement iteration 12 (OVERLAPS) 140/193 variables, 53/119 constraints. Problems are: Problem set: 20 solved, 1 unsolved
At refinement iteration 13 (INCLUDED_ONLY) 0/193 variables, 55/174 constraints. Problems are: Problem set: 20 solved, 1 unsolved
At refinement iteration 14 (INCLUDED_ONLY) 0/193 variables, 0/174 constraints. Problems are: Problem set: 20 solved, 1 unsolved
At refinement iteration 15 (OVERLAPS) 0/193 variables, 0/174 constraints. Problems are: Problem set: 20 solved, 1 unsolved
No progress, stopping.
After SMT solving in domain Real declared 193/193 variables, and 174 constraints, problems are : Problem set: 20 solved, 1 unsolved in 561 ms.
Refiners :[Domain max(s): 53/53 constraints, Positive P Invariants (semi-flows): 9/9 constraints, Generalized P Invariants (flows): 4/4 constraints, State Equation: 53/53 constraints, ReadFeed: 55/55 constraints, PredecessorRefiner: 21/21 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 20 solved, 1 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/10 variables, 10/10 constraints. Problems are: Problem set: 20 solved, 1 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/10 variables, 0/10 constraints. Problems are: Problem set: 20 solved, 1 unsolved
At refinement iteration 2 (OVERLAPS) 20/30 variables, 5/15 constraints. Problems are: Problem set: 20 solved, 1 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/30 variables, 20/35 constraints. Problems are: Problem set: 20 solved, 1 unsolved
[2024-06-01 14:22:59] [INFO ] Deduced a trap composed of 8 places in 83 ms of which 16 ms to minimize.
At refinement iteration 4 (INCLUDED_ONLY) 0/30 variables, 1/36 constraints. Problems are: Problem set: 20 solved, 1 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/30 variables, 0/36 constraints. Problems are: Problem set: 20 solved, 1 unsolved
At refinement iteration 6 (OVERLAPS) 16/46 variables, 4/40 constraints. Problems are: Problem set: 20 solved, 1 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/46 variables, 16/56 constraints. Problems are: Problem set: 20 solved, 1 unsolved
At refinement iteration 8 (INCLUDED_ONLY) 0/46 variables, 0/56 constraints. Problems are: Problem set: 20 solved, 1 unsolved
Problem AtomicPropp54 is UNSAT
After SMT solving in domain Int declared 53/193 variables, and 60 constraints, problems are : Problem set: 21 solved, 0 unsolved in 168 ms.
Refiners :[Domain max(s): 46/53 constraints, Positive P Invariants (semi-flows): 9/9 constraints, Generalized P Invariants (flows): 4/4 constraints, State Equation: 0/53 constraints, ReadFeed: 0/55 constraints, PredecessorRefiner: 0/21 constraints, Known Traps: 1/1 constraints]
After SMT, in 917ms problems are : Problem set: 21 solved, 0 unsolved
Skipping Parikh replay, no witness traces provided.
Successfully simplified 21 atomic propositions for a total of 16 simplifications.
FORMULA SimpleLoadBal-PT-05-CTLFireability-2024-03 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2024-06-01 14:22:59] [INFO ] Flatten gal took : 23 ms
[2024-06-01 14:22:59] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA SimpleLoadBal-PT-05-CTLFireability-2024-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2024-06-01 14:22:59] [INFO ] Flatten gal took : 34 ms
[2024-06-01 14:22:59] [INFO ] Input system was already deterministic with 180 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 53/53 places, 180/180 transitions.
Applied a total of 0 rules in 3 ms. Remains 53 /53 variables (removed 0) and now considering 180/180 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 53/53 places, 180/180 transitions.
[2024-06-01 14:22:59] [INFO ] Flatten gal took : 20 ms
[2024-06-01 14:22:59] [INFO ] Flatten gal took : 24 ms
[2024-06-01 14:22:59] [INFO ] Input system was already deterministic with 180 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 53/53 places, 180/180 transitions.
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 6 Pre rules applied. Total rules applied 0 place count 53 transition count 174
Deduced a syphon composed of 6 places in 1 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 0 with 12 rules applied. Total rules applied 12 place count 47 transition count 174
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 1 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 0 with 12 rules applied. Total rules applied 24 place count 41 transition count 168
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 27 place count 39 transition count 167
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 29 place count 38 transition count 166
Applied a total of 29 rules in 52 ms. Remains 38 /53 variables (removed 15) and now considering 166/180 (removed 14) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 52 ms. Remains : 38/53 places, 166/180 transitions.
[2024-06-01 14:23:00] [INFO ] Flatten gal took : 22 ms
[2024-06-01 14:23:00] [INFO ] Flatten gal took : 24 ms
[2024-06-01 14:23:00] [INFO ] Input system was already deterministic with 166 transitions.
Starting structural reductions in LTL mode, iteration 0 : 53/53 places, 180/180 transitions.
Applied a total of 0 rules in 3 ms. Remains 53 /53 variables (removed 0) and now considering 180/180 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 53/53 places, 180/180 transitions.
[2024-06-01 14:23:00] [INFO ] Flatten gal took : 20 ms
[2024-06-01 14:23:00] [INFO ] Flatten gal took : 19 ms
[2024-06-01 14:23:00] [INFO ] Input system was already deterministic with 180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 53/53 places, 180/180 transitions.
Applied a total of 0 rules in 2 ms. Remains 53 /53 variables (removed 0) and now considering 180/180 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 53/53 places, 180/180 transitions.
[2024-06-01 14:23:00] [INFO ] Flatten gal took : 16 ms
[2024-06-01 14:23:00] [INFO ] Flatten gal took : 15 ms
[2024-06-01 14:23:00] [INFO ] Input system was already deterministic with 180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 53/53 places, 180/180 transitions.
Applied a total of 0 rules in 3 ms. Remains 53 /53 variables (removed 0) and now considering 180/180 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 53/53 places, 180/180 transitions.
[2024-06-01 14:23:00] [INFO ] Flatten gal took : 13 ms
[2024-06-01 14:23:00] [INFO ] Flatten gal took : 14 ms
[2024-06-01 14:23:00] [INFO ] Input system was already deterministic with 180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 53/53 places, 180/180 transitions.
Applied a total of 0 rules in 2 ms. Remains 53 /53 variables (removed 0) and now considering 180/180 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 53/53 places, 180/180 transitions.
[2024-06-01 14:23:00] [INFO ] Flatten gal took : 12 ms
[2024-06-01 14:23:00] [INFO ] Flatten gal took : 14 ms
[2024-06-01 14:23:00] [INFO ] Input system was already deterministic with 180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 53/53 places, 180/180 transitions.
Applied a total of 0 rules in 2 ms. Remains 53 /53 variables (removed 0) and now considering 180/180 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 53/53 places, 180/180 transitions.
[2024-06-01 14:23:00] [INFO ] Flatten gal took : 11 ms
[2024-06-01 14:23:00] [INFO ] Flatten gal took : 11 ms
[2024-06-01 14:23:00] [INFO ] Input system was already deterministic with 180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 53/53 places, 180/180 transitions.
Applied a total of 0 rules in 1 ms. Remains 53 /53 variables (removed 0) and now considering 180/180 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 53/53 places, 180/180 transitions.
[2024-06-01 14:23:00] [INFO ] Flatten gal took : 9 ms
[2024-06-01 14:23:00] [INFO ] Flatten gal took : 10 ms
[2024-06-01 14:23:00] [INFO ] Input system was already deterministic with 180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 53/53 places, 180/180 transitions.
Applied a total of 0 rules in 2 ms. Remains 53 /53 variables (removed 0) and now considering 180/180 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 53/53 places, 180/180 transitions.
[2024-06-01 14:23:00] [INFO ] Flatten gal took : 8 ms
[2024-06-01 14:23:00] [INFO ] Flatten gal took : 17 ms
[2024-06-01 14:23:00] [INFO ] Input system was already deterministic with 180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 53/53 places, 180/180 transitions.
Applied a total of 0 rules in 1 ms. Remains 53 /53 variables (removed 0) and now considering 180/180 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 53/53 places, 180/180 transitions.
[2024-06-01 14:23:00] [INFO ] Flatten gal took : 9 ms
[2024-06-01 14:23:00] [INFO ] Flatten gal took : 10 ms
[2024-06-01 14:23:00] [INFO ] Input system was already deterministic with 180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 53/53 places, 180/180 transitions.
Applied a total of 0 rules in 2 ms. Remains 53 /53 variables (removed 0) and now considering 180/180 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 53/53 places, 180/180 transitions.
[2024-06-01 14:23:00] [INFO ] Flatten gal took : 9 ms
[2024-06-01 14:23:00] [INFO ] Flatten gal took : 11 ms
[2024-06-01 14:23:00] [INFO ] Input system was already deterministic with 180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 53/53 places, 180/180 transitions.
Applied a total of 0 rules in 2 ms. Remains 53 /53 variables (removed 0) and now considering 180/180 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 53/53 places, 180/180 transitions.
[2024-06-01 14:23:00] [INFO ] Flatten gal took : 16 ms
[2024-06-01 14:23:00] [INFO ] Flatten gal took : 10 ms
[2024-06-01 14:23:00] [INFO ] Input system was already deterministic with 180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 53/53 places, 180/180 transitions.
Applied a total of 0 rules in 2 ms. Remains 53 /53 variables (removed 0) and now considering 180/180 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 53/53 places, 180/180 transitions.
[2024-06-01 14:23:00] [INFO ] Flatten gal took : 8 ms
[2024-06-01 14:23:00] [INFO ] Flatten gal took : 9 ms
[2024-06-01 14:23:00] [INFO ] Input system was already deterministic with 180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 53/53 places, 180/180 transitions.
Applied a total of 0 rules in 2 ms. Remains 53 /53 variables (removed 0) and now considering 180/180 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 53/53 places, 180/180 transitions.
[2024-06-01 14:23:00] [INFO ] Flatten gal took : 8 ms
[2024-06-01 14:23:00] [INFO ] Flatten gal took : 9 ms
[2024-06-01 14:23:00] [INFO ] Input system was already deterministic with 180 transitions.
[2024-06-01 14:23:00] [INFO ] Flatten gal took : 10 ms
[2024-06-01 14:23:00] [INFO ] Flatten gal took : 9 ms
[2024-06-01 14:23:00] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 7 ms.
[2024-06-01 14:23:00] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 53 places, 180 transitions and 1146 arcs took 6 ms.
Total runtime 5342 ms.
There are residual formulas that ITS could not solve within timeout
Usage: pnml2lts-sym [-gvqh] [--order=]
[--mu-opt] [--saturation=]
[--sat-granularity=] [--save-sat-levels]
[--guidance=] [-d|--deadlock]
[--action=] [-i|--invariant=STRING] [-n|--no-exit]
[--trace=] [--type=]
[--mu=.mu] [--ctl-star=.ctl]
[--ctl=.ctl] [--ltl=.ltl] [--dot=STRING]
[--save-levels=STRING] [--pg-solve] [--attr=]
[--saturating-attractor] [--write-strategy=.spg]
[--check-strategy] [--interactive-play] [--player]
[--pg-write=.spg] [--no-matrix] [--noack=<1|2>]
[--edge-label=] [--labels] [-m|--matrix]
[--mucalc=.mcf|] [-c|--cache]
[--allow-undefined-edges] [--allow-undefined-values]
[-p|--por= (default: heur)]
[--weak=[valmari] (default: uses stronger left-commutativity)]
[--leap] [-r|--regroup=<(T,)+>] [--sloan-w1=] [--sloan-w2=]
[--cw-max-cols=] [--cw-max-rows=] [--col-ins=<(C.C',)+>]
[--mh-timeout=] [--row-perm=<(R,)+>] [--col-perm=<(C,)+>]
[--graph-metrics] [--regroup-exit] [--regroup-time]
[-g|--pins-guards] [--vset=] [--ldd32-step=]
[--ldd32-cache=] [--ldd-step=] [--ldd-cache=]
[--cache-ratio=] [--max-increase=]
[--min-free-nodes=] [--fdd-bits=]
[--fdd-reorder=]
[--vset-cache-diff=] [--no-soundness-check] [--precise]
[--next-union] [--peak-nodes] [--maxsum=]
[--block-size=] [--cluster-size=] [-v] [-q]
[--debug=] [--stats] [--where] [--when]
[--timeout=INT] [--version] [-h|--help] [--usage]
[OPTIONS] []
Could not compute solution for formula : SimpleLoadBal-PT-05-CTLFireability-2024-00
Could not compute solution for formula : SimpleLoadBal-PT-05-CTLFireability-2024-01
Could not compute solution for formula : SimpleLoadBal-PT-05-CTLFireability-2024-02
Could not compute solution for formula : SimpleLoadBal-PT-05-CTLFireability-2024-04
Could not compute solution for formula : SimpleLoadBal-PT-05-CTLFireability-2024-05
Could not compute solution for formula : SimpleLoadBal-PT-05-CTLFireability-2024-06
Could not compute solution for formula : SimpleLoadBal-PT-05-CTLFireability-2024-07
Could not compute solution for formula : SimpleLoadBal-PT-05-CTLFireability-2024-09
Could not compute solution for formula : SimpleLoadBal-PT-05-CTLFireability-2024-10
Could not compute solution for formula : SimpleLoadBal-PT-05-CTLFireability-2024-11
Could not compute solution for formula : SimpleLoadBal-PT-05-CTLFireability-2023-12
Could not compute solution for formula : SimpleLoadBal-PT-05-CTLFireability-2023-13
Could not compute solution for formula : SimpleLoadBal-PT-05-CTLFireability-2023-14
Could not compute solution for formula : SimpleLoadBal-PT-05-CTLFireability-2023-15

BK_STOP 1717251781428

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2024
ctl formula name SimpleLoadBal-PT-05-CTLFireability-2024-00
ctl formula formula --ctl=/tmp/496/ctl_0_
ctl formula name SimpleLoadBal-PT-05-CTLFireability-2024-01
ctl formula formula --ctl=/tmp/496/ctl_1_
ctl formula name SimpleLoadBal-PT-05-CTLFireability-2024-02
ctl formula formula --ctl=/tmp/496/ctl_2_
ctl formula name SimpleLoadBal-PT-05-CTLFireability-2024-04
ctl formula formula --ctl=/tmp/496/ctl_3_
ctl formula name SimpleLoadBal-PT-05-CTLFireability-2024-05
ctl formula formula --ctl=/tmp/496/ctl_4_
ctl formula name SimpleLoadBal-PT-05-CTLFireability-2024-06
ctl formula formula --ctl=/tmp/496/ctl_5_
ctl formula name SimpleLoadBal-PT-05-CTLFireability-2024-07
ctl formula formula --ctl=/tmp/496/ctl_6_
ctl formula name SimpleLoadBal-PT-05-CTLFireability-2024-09
ctl formula formula --ctl=/tmp/496/ctl_7_
ctl formula name SimpleLoadBal-PT-05-CTLFireability-2024-10
ctl formula formula --ctl=/tmp/496/ctl_8_
ctl formula name SimpleLoadBal-PT-05-CTLFireability-2024-11
ctl formula formula --ctl=/tmp/496/ctl_9_
ctl formula name SimpleLoadBal-PT-05-CTLFireability-2023-12
ctl formula formula --ctl=/tmp/496/ctl_10_
ctl formula name SimpleLoadBal-PT-05-CTLFireability-2023-13
ctl formula formula --ctl=/tmp/496/ctl_11_
ctl formula name SimpleLoadBal-PT-05-CTLFireability-2023-14
ctl formula formula --ctl=/tmp/496/ctl_12_
ctl formula name SimpleLoadBal-PT-05-CTLFireability-2023-15
ctl formula formula --ctl=/tmp/496/ctl_13_
pnml2lts-sym, ** error **: unknown vector set implementation lddmc

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SimpleLoadBal-PT-05"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is SimpleLoadBal-PT-05, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r532-smll-171683810900154"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SimpleLoadBal-PT-05.tgz
mv SimpleLoadBal-PT-05 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;