Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r524-tall-171679081200852.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is SharedMemory-PT-000200, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r524-tall-171679081200852
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 505M
-rw-r--r-- 1 mcc users 18M Apr 14 12:19 CTLCardinality.txt
-rw-r--r-- 1 mcc users 66M Apr 14 12:18 CTLCardinality.xml
-rw-r--r-- 1 mcc users 28M Apr 14 02:20 CTLFireability.txt
-rw-r--r-- 1 mcc users 107M Apr 14 02:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.3M Apr 23 07:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 12M Apr 23 07:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 13M Apr 23 07:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 39M Apr 23 07:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 21M Apr 15 07:51 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 71M Apr 15 07:48 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 19M Apr 15 01:23 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 70M Apr 15 01:20 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 22K Apr 23 07:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 57K Apr 23 07:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 42M May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SharedMemory-PT-000200-LTLFireability-00
FORMULA_NAME SharedMemory-PT-000200-LTLFireability-01
FORMULA_NAME SharedMemory-PT-000200-LTLFireability-02
FORMULA_NAME SharedMemory-PT-000200-LTLFireability-03
FORMULA_NAME SharedMemory-PT-000200-LTLFireability-04
FORMULA_NAME SharedMemory-PT-000200-LTLFireability-05
FORMULA_NAME SharedMemory-PT-000200-LTLFireability-06
FORMULA_NAME SharedMemory-PT-000200-LTLFireability-07
FORMULA_NAME SharedMemory-PT-000200-LTLFireability-08
FORMULA_NAME SharedMemory-PT-000200-LTLFireability-09
FORMULA_NAME SharedMemory-PT-000200-LTLFireability-10
FORMULA_NAME SharedMemory-PT-000200-LTLFireability-11
FORMULA_NAME SharedMemory-PT-000200-LTLFireability-12
FORMULA_NAME SharedMemory-PT-000200-LTLFireability-13
FORMULA_NAME SharedMemory-PT-000200-LTLFireability-14
FORMULA_NAME SharedMemory-PT-000200-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1717241103597

Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SharedMemory-PT-000200
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-06-01 11:25:04] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLFireability, -timeout, 360, -rebuildPNML]
[2024-06-01 11:25:04] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-06-01 11:25:06] [INFO ] Load time of PNML (sax parser for PT used): 1588 ms
[2024-06-01 11:25:06] [INFO ] Transformed 40601 places.
[2024-06-01 11:25:06] [INFO ] Transformed 80200 transitions.
[2024-06-01 11:25:06] [INFO ] Found NUPN structural information;
[2024-06-01 11:25:07] [INFO ] Parsed PT model containing 40601 places and 80200 transitions and 320000 arcs in 2007 ms.
Parsed 16 properties from file /home/mcc/execution/LTLFireability.xml in 790 ms.
Working with output stream class java.io.PrintStream
Initial state reduction rules removed 3 formulas.
FORMULA SharedMemory-PT-000200-LTLFireability-03 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SharedMemory-PT-000200-LTLFireability-10 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SharedMemory-PT-000200-LTLFireability-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 40601 out of 40601 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 40601/40601 places, 80200/80200 transitions.
Applied a total of 0 rules in 237 ms. Remains 40601 /40601 variables (removed 0) and now considering 80200/80200 (removed 0) transitions.
// Phase 1: matrix 80200 rows 40601 cols
[2024-06-01 11:25:49] [INFO ] Computed 401 invariants in 33639 ms
[2024-06-01 11:26:09] [INFO ] Implicit Places using invariants in 53996 ms returned []
Implicit Place search using SMT only with invariants took 54039 ms to find 0 implicit places.
Running 79800 sub problems to find dead transitions.
[2024-06-01 11:26:11] [INFO ] Invariant cache hit.
SMT process timed out in 1117173ms, After SMT, problems are : Problem set: 0 solved, 79800 unsolved
Search for dead transitions found 0 dead transitions in 1118289ms
Finished structural reductions in LTL mode , in 1 iterations and 1172843 ms. Remains : 40601/40601 places, 80200/80200 transitions.
Support contains 40601 out of 40601 places after structural reductions.
[2024-06-01 11:44:53] [INFO ] Flatten gal took : 3532 ms
[2024-06-01 11:45:06] [INFO ] Flatten gal took : 3416 ms
[2024-06-01 11:45:21] [INFO ] Input system was already deterministic with 80200 transitions.
Reduction of identical properties reduced properties to check from 20 to 18
RANDOM walk for 3918 steps (0 resets) in 120813 ms. (0 steps per ms) remains 1/18 properties
BEST_FIRST walk for 40004 steps (8 resets) in 598 ms. (66 steps per ms) remains 1/1 properties
[2024-06-01 11:45:54] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/1 variables, 1/1 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/1 variables, 0/1 constraints. Problems are: Problem set: 0 solved, 1 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Real declared 39805/120801 variables, and 4 constraints, problems are : Problem set: 0 solved, 1 unsolved in 5011 ms.
Refiners :[Domain max(s): 1/40601 constraints, Positive P Invariants (semi-flows): 3/401 constraints, State Equation: 0/40601 constraints, PredecessorRefiner: 1/1 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 1 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/1 variables, 1/1 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/1 variables, 0/1 constraints. Problems are: Problem set: 0 solved, 1 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Int declared 39805/120801 variables, and 4 constraints, problems are : Problem set: 0 solved, 1 unsolved in 5020 ms.
Refiners :[Domain max(s): 1/40601 constraints, Positive P Invariants (semi-flows): 3/401 constraints, State Equation: 0/40601 constraints, PredecessorRefiner: 0/1 constraints, Known Traps: 0/0 constraints]
After SMT, in 10358ms problems are : Problem set: 0 solved, 1 unsolved
Skipping Parikh replay, no witness traces provided.
Support contains 1 out of 40601 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 40601/40601 places, 80200/80200 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 39799 transitions
Trivial Post-agglo rules discarded 39799 transitions
Performed 39799 trivial Post agglomeration. Transition count delta: 39799
Iterating post reduction 0 with 39799 rules applied. Total rules applied 39799 place count 40601 transition count 40401
Discarding 597 places :
Also discarding 596 output transitions
Drop transitions (Output transitions of discarded places.) removed 596 transitions
Remove reverse transitions (loop back) rule discarded transition t74270 and 597 places that fell out of Prefix Of Interest.
Drop transitions (Empty/Sink Transition effects.) removed 39602 transitions
Ensure Unique test removed 197 transitions
Reduce isomorphic transitions removed 39799 transitions.
Graph (trivial) has 3 edges and 6 vertex of which 2 / 6 are part of one of the 1 SCC in 2 ms
Free SCC test removed 1 places
Iterating post reduction 1 with 39801 rules applied. Total rules applied 79600 place count 5 transition count 6
Drop transitions (Empty/Sink Transition effects.) removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 79602 place count 5 transition count 4
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 79602 place count 5 transition count 3
Deduced a syphon composed of 1 places in 0 ms
Ensure Unique test removed 1 places
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 3 rules applied. Total rules applied 79605 place count 3 transition count 3
Drop transitions (Empty/Sink Transition effects.) removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 79606 place count 3 transition count 2
Ensure Unique test removed 1 places
Iterating post reduction 4 with 1 rules applied. Total rules applied 79607 place count 2 transition count 2
Applied a total of 79607 rules in 2506 ms. Remains 2 /40601 variables (removed 40599) and now considering 2/80200 (removed 80198) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2507 ms. Remains : 2/40601 places, 2/80200 transitions.
RANDOM walk for 4 steps (0 resets) in 4 ms. (0 steps per ms) remains 0/1 properties
Computed a total of 0 stabilizing places and 0 stable transitions
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(G(p0)))'
Support contains 39800 out of 40601 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 40601/40601 places, 80200/80200 transitions.
Applied a total of 0 rules in 490 ms. Remains 40601 /40601 variables (removed 0) and now considering 80200/80200 (removed 0) transitions.
[2024-06-01 11:46:10] [INFO ] Invariant cache hit.
[2024-06-01 11:47:01] [INFO ] Performed 38356/40601 implicitness test of which 0 returned IMPLICIT in 30 seconds.
[2024-06-01 11:47:02] [INFO ] Implicit Places using invariants in 52665 ms returned []
Implicit Place search using SMT only with invariants took 52679 ms to find 0 implicit places.
Running 79800 sub problems to find dead transitions.
[2024-06-01 11:47:03] [INFO ] Invariant cache hit.
SMT process timed out in 963470ms, After SMT, problems are : Problem set: 0 solved, 79800 unsolved
Search for dead transitions found 0 dead transitions in 964392ms
Finished structural reductions in LTL mode , in 1 iterations and 1017728 ms. Remains : 40601/40601 places, 80200/80200 transitions.
Stuttering acceptance computed with spot in 412 ms :[true, (NOT p0), (NOT p0)]
Running random walk in product with property : SharedMemory-PT-000200-LTLFireability-00
Entered a terminal (fully accepting) state of product in 6 steps with 0 reset in 31 ms.
FORMULA SharedMemory-PT-000200-LTLFireability-00 FALSE TECHNIQUES STUTTER_TEST
Treatment of property SharedMemory-PT-000200-LTLFireability-00 finished in 1018575 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((!p0 U p1)))'
Support contains 601 out of 40601 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 40601/40601 places, 80200/80200 transitions.
Applied a total of 0 rules in 152 ms. Remains 40601 /40601 variables (removed 0) and now considering 80200/80200 (removed 0) transitions.
[2024-06-01 12:03:08] [INFO ] Invariant cache hit.
[2024-06-01 12:03:29] [INFO ] Implicit Places using invariants in 20707 ms returned []
Implicit Place search using SMT only with invariants took 20708 ms to find 0 implicit places.
Running 79800 sub problems to find dead transitions.
[2024-06-01 12:03:30] [INFO ] Invariant cache hit.
SMT process timed out in 949089ms, After SMT, problems are : Problem set: 0 solved, 79800 unsolved
Search for dead transitions found 0 dead transitions in 949974ms
Finished structural reductions in LTL mode , in 1 iterations and 970934 ms. Remains : 40601/40601 places, 80200/80200 transitions.
Stuttering acceptance computed with spot in 111 ms :[(NOT p1), (NOT p1), true]
Running random walk in product with property : SharedMemory-PT-000200-LTLFireability-01
Entered a terminal (fully accepting) state of product in 7 steps with 3 reset in 6 ms.
FORMULA SharedMemory-PT-000200-LTLFireability-01 FALSE TECHNIQUES STUTTER_TEST
Treatment of property SharedMemory-PT-000200-LTLFireability-01 finished in 971427 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(p0))'
Support contains 200 out of 40601 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 40601/40601 places, 80200/80200 transitions.
Applied a total of 0 rules in 957 ms. Remains 40601 /40601 variables (removed 0) and now considering 80200/80200 (removed 0) transitions.
[2024-06-01 12:19:20] [INFO ] Invariant cache hit.
[2024-06-01 12:20:11] [INFO ] Performed 38513/40601 implicitness test of which 0 returned IMPLICIT in 30 seconds.
[2024-06-01 12:20:11] [INFO ] Implicit Places using invariants in 51049 ms returned []
Implicit Place search using SMT only with invariants took 51052 ms to find 0 implicit places.
Running 79800 sub problems to find dead transitions.
[2024-06-01 12:20:12] [INFO ] Invariant cache hit.

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination LTLFireability -timeout 360 -rebuildPNML

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SharedMemory-PT-000200"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is SharedMemory-PT-000200, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r524-tall-171679081200852"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SharedMemory-PT-000200.tgz
mv SharedMemory-PT-000200 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;