fond
Model Checking Contest 2024
14th edition, Geneva, Switzerland, June 25, 2024
Execution of r524-tall-171679080800662
Last Updated
July 7, 2024

About the Execution of LTSMin+red for ServersAndClients-PT-200080

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
1122.256 10862.00 25874.00 80.00 TFTTTFFTFFTTFFTT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r524-tall-171679080800662.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is ServersAndClients-PT-200080, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r524-tall-171679080800662
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 11M
-rw-r--r-- 1 mcc users 8.1K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 82K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.9K Apr 23 07:50 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 23 07:50 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Apr 23 07:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 23 07:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 13 15:48 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 93K Apr 13 15:48 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.8K Apr 13 15:46 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 55K Apr 13 15:46 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 23 07:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 23 07:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 9.9M May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ServersAndClients-PT-200080-ReachabilityCardinality-2024-00
FORMULA_NAME ServersAndClients-PT-200080-ReachabilityCardinality-2024-01
FORMULA_NAME ServersAndClients-PT-200080-ReachabilityCardinality-2024-02
FORMULA_NAME ServersAndClients-PT-200080-ReachabilityCardinality-2024-03
FORMULA_NAME ServersAndClients-PT-200080-ReachabilityCardinality-2024-04
FORMULA_NAME ServersAndClients-PT-200080-ReachabilityCardinality-2024-05
FORMULA_NAME ServersAndClients-PT-200080-ReachabilityCardinality-2024-06
FORMULA_NAME ServersAndClients-PT-200080-ReachabilityCardinality-2024-07
FORMULA_NAME ServersAndClients-PT-200080-ReachabilityCardinality-2024-08
FORMULA_NAME ServersAndClients-PT-200080-ReachabilityCardinality-2024-09
FORMULA_NAME ServersAndClients-PT-200080-ReachabilityCardinality-2024-10
FORMULA_NAME ServersAndClients-PT-200080-ReachabilityCardinality-2024-11
FORMULA_NAME ServersAndClients-PT-200080-ReachabilityCardinality-2024-12
FORMULA_NAME ServersAndClients-PT-200080-ReachabilityCardinality-2024-13
FORMULA_NAME ServersAndClients-PT-200080-ReachabilityCardinality-2024-14
FORMULA_NAME ServersAndClients-PT-200080-ReachabilityCardinality-2024-15

=== Now, execution of the tool begins

BK_START 1717230986305

Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ServersAndClients-PT-200080
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-06-01 08:36:27] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2024-06-01 08:36:27] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-06-01 08:36:28] [INFO ] Load time of PNML (sax parser for PT used): 667 ms
[2024-06-01 08:36:28] [INFO ] Transformed 16881 places.
[2024-06-01 08:36:28] [INFO ] Transformed 32400 transitions.
[2024-06-01 08:36:28] [INFO ] Found NUPN structural information;
[2024-06-01 08:36:28] [INFO ] Parsed PT model containing 16881 places and 32400 transitions and 97600 arcs in 885 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 22 ms.
Working with output stream class java.io.PrintStream
FORMULA ServersAndClients-PT-200080-ReachabilityCardinality-2024-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ServersAndClients-PT-200080-ReachabilityCardinality-2024-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ServersAndClients-PT-200080-ReachabilityCardinality-2024-15 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
RANDOM walk for 40000 steps (8 resets) in 4345 ms. (9 steps per ms) remains 8/13 properties
FORMULA ServersAndClients-PT-200080-ReachabilityCardinality-2024-11 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA ServersAndClients-PT-200080-ReachabilityCardinality-2024-09 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA ServersAndClients-PT-200080-ReachabilityCardinality-2024-07 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA ServersAndClients-PT-200080-ReachabilityCardinality-2024-06 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA ServersAndClients-PT-200080-ReachabilityCardinality-2024-02 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
BEST_FIRST walk for 40004 steps (8 resets) in 372 ms. (107 steps per ms) remains 8/8 properties
BEST_FIRST walk for 40004 steps (8 resets) in 568 ms. (70 steps per ms) remains 8/8 properties
BEST_FIRST walk for 40004 steps (8 resets) in 299 ms. (133 steps per ms) remains 8/8 properties
BEST_FIRST walk for 40004 steps (8 resets) in 317 ms. (125 steps per ms) remains 7/8 properties
FORMULA ServersAndClients-PT-200080-ReachabilityCardinality-2024-04 TRUE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
BEST_FIRST walk for 40004 steps (8 resets) in 360 ms. (110 steps per ms) remains 6/7 properties
FORMULA ServersAndClients-PT-200080-ReachabilityCardinality-2024-05 FALSE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
BEST_FIRST walk for 40004 steps (8 resets) in 507 ms. (78 steps per ms) remains 6/6 properties
BEST_FIRST walk for 40004 steps (8 resets) in 335 ms. (119 steps per ms) remains 6/6 properties
BEST_FIRST walk for 40004 steps (8 resets) in 204 ms. (195 steps per ms) remains 5/6 properties
FORMULA ServersAndClients-PT-200080-ReachabilityCardinality-2024-13 FALSE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
// Phase 1: matrix 32400 rows 16881 cols
[2024-06-01 08:36:31] [INFO ] Computed 481 invariants in 445 ms
All remaining problems are real, not stopping.
At refinement iteration 0 (INCLUDED_ONLY) 0/81 variables, 81/81 constraints. Problems are: Problem set: 0 solved, 5 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/81 variables, 0/81 constraints. Problems are: Problem set: 0 solved, 5 unsolved
Problem ServersAndClients-PT-200080-ReachabilityCardinality-2024-01 is UNSAT
FORMULA ServersAndClients-PT-200080-ReachabilityCardinality-2024-01 FALSE TECHNIQUES SMT_REFINEMENT
Problem ServersAndClients-PT-200080-ReachabilityCardinality-2024-12 is UNSAT
FORMULA ServersAndClients-PT-200080-ReachabilityCardinality-2024-12 FALSE TECHNIQUES SMT_REFINEMENT
At refinement iteration 2 (OVERLAPS) 16440/16521 variables, 119/200 constraints. Problems are: Problem set: 2 solved, 3 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/16521 variables, 16440/16640 constraints. Problems are: Problem set: 2 solved, 3 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/16521 variables, 2/16642 constraints. Problems are: Problem set: 2 solved, 3 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/16521 variables, 0/16642 constraints. Problems are: Problem set: 2 solved, 3 unsolved
At refinement iteration 6 (OVERLAPS) 162/16683 variables, 162/16804 constraints. Problems are: Problem set: 2 solved, 3 unsolved
SMT process timed out in 5879ms, After SMT, problems are : Problem set: 2 solved, 3 unsolved
Fused 3 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 8 out of 16881 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 16881/16881 places, 32400/32400 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 15992 transitions
Trivial Post-agglo rules discarded 15992 transitions
Performed 15992 trivial Post agglomeration. Transition count delta: 15992
Iterating post reduction 0 with 15992 rules applied. Total rules applied 15992 place count 16881 transition count 16408
Reduce places removed 16065 places and 0 transitions.
Ensure Unique test removed 14400 transitions
Reduce isomorphic transitions removed 14400 transitions.
Iterating post reduction 1 with 30465 rules applied. Total rules applied 46457 place count 816 transition count 2008
Drop transitions (Redundant composition of simpler transitions.) removed 1392 transitions
Redundant transition composition rules discarded 1392 transitions
Iterating global reduction 2 with 1392 rules applied. Total rules applied 47849 place count 816 transition count 616
Discarding 192 places :
Implicit places reduction removed 192 places
Drop transitions (Trivial Post-Agglo cleanup.) removed 384 transitions
Trivial Post-agglo rules discarded 384 transitions
Performed 384 trivial Post agglomeration. Transition count delta: 384
Iterating post reduction 2 with 576 rules applied. Total rules applied 48425 place count 624 transition count 232
Reduce places removed 576 places and 0 transitions.
Drop transitions (Empty/Sink Transition effects.) removed 192 transitions
Reduce isomorphic transitions removed 192 transitions.
Iterating post reduction 3 with 768 rules applied. Total rules applied 49193 place count 48 transition count 40
Partial Free-agglomeration rule applied 8 times.
Drop transitions (Partial Free agglomeration) removed 8 transitions
Iterating global reduction 4 with 8 rules applied. Total rules applied 49201 place count 48 transition count 40
Applied a total of 49201 rules in 476 ms. Remains 48 /16881 variables (removed 16833) and now considering 40/32400 (removed 32360) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 487 ms. Remains : 48/16881 places, 40/32400 transitions.
RANDOM walk for 448 steps (0 resets) in 7 ms. (56 steps per ms) remains 0/3 properties
FORMULA ServersAndClients-PT-200080-ReachabilityCardinality-2024-08 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA ServersAndClients-PT-200080-ReachabilityCardinality-2024-03 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA ServersAndClients-PT-200080-ReachabilityCardinality-2024-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
All properties solved without resorting to model-checking.
Total runtime 9623 ms.
ITS solved all properties within timeout

BK_STOP 1717230997167

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ServersAndClients-PT-200080"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is ServersAndClients-PT-200080, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r524-tall-171679080800662"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ServersAndClients-PT-200080.tgz
mv ServersAndClients-PT-200080 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;