fond
Model Checking Contest 2024
14th edition, Geneva, Switzerland, June 25, 2024
Execution of r524-tall-171679080800641
Last Updated
July 7, 2024

About the Execution of LTSMin+red for ServersAndClients-PT-100320

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
9029.760 270280.00 318261.00 633.40 T??????????????F normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r524-tall-171679080800641.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is ServersAndClients-PT-100320, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r524-tall-171679080800641
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 21M
-rw-r--r-- 1 mcc users 7.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 72K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.2K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.7K Apr 23 07:50 LTLCardinality.txt
-rw-r--r-- 1 mcc users 30K Apr 23 07:50 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K May 19 07:30 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 18:59 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 13 16:56 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 100K Apr 13 16:56 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.4K Apr 13 16:39 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 59K Apr 13 16:39 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 23 07:50 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 23 07:50 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 20M May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ServersAndClients-PT-100320-CTLCardinality-2024-00
FORMULA_NAME ServersAndClients-PT-100320-CTLCardinality-2024-01
FORMULA_NAME ServersAndClients-PT-100320-CTLCardinality-2024-02
FORMULA_NAME ServersAndClients-PT-100320-CTLCardinality-2024-03
FORMULA_NAME ServersAndClients-PT-100320-CTLCardinality-2024-04
FORMULA_NAME ServersAndClients-PT-100320-CTLCardinality-2024-05
FORMULA_NAME ServersAndClients-PT-100320-CTLCardinality-2024-06
FORMULA_NAME ServersAndClients-PT-100320-CTLCardinality-2024-07
FORMULA_NAME ServersAndClients-PT-100320-CTLCardinality-2024-08
FORMULA_NAME ServersAndClients-PT-100320-CTLCardinality-2024-09
FORMULA_NAME ServersAndClients-PT-100320-CTLCardinality-2024-10
FORMULA_NAME ServersAndClients-PT-100320-CTLCardinality-2024-11
FORMULA_NAME ServersAndClients-PT-100320-CTLCardinality-2023-12
FORMULA_NAME ServersAndClients-PT-100320-CTLCardinality-2023-13
FORMULA_NAME ServersAndClients-PT-100320-CTLCardinality-2023-14
FORMULA_NAME ServersAndClients-PT-100320-CTLCardinality-2023-15

=== Now, execution of the tool begins

BK_START 1717230406236

Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ServersAndClients-PT-100320
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-06-01 08:26:47] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2024-06-01 08:26:47] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-06-01 08:26:48] [INFO ] Load time of PNML (sax parser for PT used): 990 ms
[2024-06-01 08:26:48] [INFO ] Transformed 32721 places.
[2024-06-01 08:26:48] [INFO ] Transformed 64200 transitions.
[2024-06-01 08:26:48] [INFO ] Found NUPN structural information;
[2024-06-01 08:26:48] [INFO ] Parsed PT model containing 32721 places and 64200 transitions and 192800 arcs in 1475 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 27 ms.
Support contains 122 out of 32721 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 32721/32721 places, 64200/64200 transitions.
Applied a total of 0 rules in 555 ms. Remains 32721 /32721 variables (removed 0) and now considering 64200/64200 (removed 0) transitions.
// Phase 1: matrix 64200 rows 32721 cols
[2024-06-01 08:26:50] [INFO ] Computed 521 invariants in 850 ms
[2024-06-01 08:27:38] [INFO ] Performed 1512/32721 implicitness test of which 211 returned IMPLICIT in 30 seconds.
[2024-06-01 08:28:08] [INFO ] Performed 7471/32721 implicitness test of which 270 returned IMPLICIT in 60 seconds.
[2024-06-01 08:28:38] [INFO ] Performed 14844/32721 implicitness test of which 342 returned IMPLICIT in 90 seconds.
[2024-06-01 08:29:08] [INFO ] Performed 22419/32721 implicitness test of which 417 returned IMPLICIT in 120 seconds.
[2024-06-01 08:29:30] [INFO ] Implicit Places with SMT raised an exceptionSMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ... after 160978 ms
Discarding 469 places :
Implicit Place search using SMT only with invariants took 161106 ms to find 469 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 32252/32721 places, 64200/64200 transitions.
Applied a total of 0 rules in 183 ms. Remains 32252 /32252 variables (removed 0) and now considering 64200/64200 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 161871 ms. Remains : 32252/32721 places, 64200/64200 transitions.
Support contains 122 out of 32252 places after structural reductions.
[2024-06-01 08:29:32] [INFO ] Flatten gal took : 1525 ms
[2024-06-01 08:29:34] [INFO ] Flatten gal took : 1171 ms
[2024-06-01 08:29:36] [INFO ] Input system was already deterministic with 64200 transitions.
Reduction of identical properties reduced properties to check from 70 to 69
RANDOM walk for 40000 steps (8 resets) in 6535 ms. (6 steps per ms) remains 48/69 properties
BEST_FIRST walk for 4004 steps (8 resets) in 18 ms. (210 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 16 ms. (235 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 16 ms. (235 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 15 ms. (250 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 12 ms. (308 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 12 ms. (308 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 20 ms. (190 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 15 ms. (250 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 12 ms. (308 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 15 ms. (250 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 26 ms. (148 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 14 ms. (266 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 14 ms. (266 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 22 ms. (174 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 13 ms. (286 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 19 ms. (200 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 13 ms. (286 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 15 ms. (250 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 13 ms. (286 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 14 ms. (266 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 15 ms. (250 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 14 ms. (266 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 12 ms. (308 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 14 ms. (266 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 12 ms. (308 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 15 ms. (250 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 30 ms. (129 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 15 ms. (250 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 17 ms. (222 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 13 ms. (286 steps per ms) remains 48/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 16 ms. (235 steps per ms) remains 47/48 properties
BEST_FIRST walk for 4004 steps (8 resets) in 14 ms. (266 steps per ms) remains 46/47 properties
BEST_FIRST walk for 4004 steps (8 resets) in 24 ms. (160 steps per ms) remains 46/46 properties
BEST_FIRST walk for 4004 steps (8 resets) in 16 ms. (235 steps per ms) remains 45/46 properties
BEST_FIRST walk for 4004 steps (8 resets) in 16 ms. (235 steps per ms) remains 45/45 properties
BEST_FIRST walk for 4004 steps (8 resets) in 16 ms. (235 steps per ms) remains 45/45 properties
BEST_FIRST walk for 4004 steps (8 resets) in 12 ms. (308 steps per ms) remains 45/45 properties
BEST_FIRST walk for 4004 steps (8 resets) in 15 ms. (250 steps per ms) remains 45/45 properties
BEST_FIRST walk for 4004 steps (8 resets) in 12 ms. (308 steps per ms) remains 45/45 properties
BEST_FIRST walk for 4004 steps (8 resets) in 12 ms. (308 steps per ms) remains 45/45 properties
BEST_FIRST walk for 4004 steps (8 resets) in 15 ms. (250 steps per ms) remains 45/45 properties
BEST_FIRST walk for 4004 steps (8 resets) in 12 ms. (308 steps per ms) remains 45/45 properties
BEST_FIRST walk for 4004 steps (8 resets) in 17 ms. (222 steps per ms) remains 45/45 properties
BEST_FIRST walk for 4004 steps (8 resets) in 12 ms. (308 steps per ms) remains 45/45 properties
BEST_FIRST walk for 4004 steps (8 resets) in 14 ms. (266 steps per ms) remains 45/45 properties
BEST_FIRST walk for 4004 steps (8 resets) in 14 ms. (266 steps per ms) remains 45/45 properties
// Phase 1: matrix 64200 rows 32252 cols
[2024-06-01 08:30:02] [INFO ] Computed 52 invariants in 22701 ms
All remaining problems are real, not stopping.
At refinement iteration 0 (INCLUDED_ONLY) 0/80 variables, 80/80 constraints. Problems are: Problem set: 0 solved, 45 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/80 variables, 0/80 constraints. Problems are: Problem set: 0 solved, 45 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Real declared 32219/96452 variables, and 99 constraints, problems are : Problem set: 0 solved, 45 unsolved in 5020 ms.
Refiners :[Domain max(s): 80/32252 constraints, Positive P Invariants (semi-flows): 19/52 constraints, State Equation: 0/32252 constraints, PredecessorRefiner: 45/45 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 45 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/80 variables, 80/80 constraints. Problems are: Problem set: 0 solved, 45 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/80 variables, 0/80 constraints. Problems are: Problem set: 0 solved, 45 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Int declared 32219/96452 variables, and 99 constraints, problems are : Problem set: 0 solved, 45 unsolved in 5017 ms.
Refiners :[Domain max(s): 80/32252 constraints, Positive P Invariants (semi-flows): 19/52 constraints, State Equation: 0/32252 constraints, PredecessorRefiner: 0/45 constraints, Known Traps: 0/0 constraints]
After SMT, in 33312ms problems are : Problem set: 0 solved, 45 unsolved
Skipping Parikh replay, no witness traces provided.
Support contains 80 out of 32252 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 32252/32252 places, 64200/64200 transitions.
Graph (trivial) has 54076 edges and 32252 vertex of which 26869 / 32252 are part of one of the 1 SCC in 97 ms
Free SCC test removed 26868 places
Drop transitions (Empty/Sink Transition effects.) removed 53538 transitions
Reduce isomorphic transitions removed 53538 transitions.
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions (Output transitions of discarded places.) removed 1 transitions
Remove reverse transitions (loop back) rule discarded transition t16601 and 1 places that fell out of Prefix Of Interest.
Drop transitions (Empty/Sink Transition effects.) removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 5249 transitions
Trivial Post-agglo rules discarded 5249 transitions
Performed 5249 trivial Post agglomeration. Transition count delta: 5249
Iterating post reduction 0 with 5251 rules applied. Total rules applied 5252 place count 5383 transition count 5411
Reduce places removed 5282 places and 0 transitions.
Drop transitions (Empty/Sink Transition effects.) removed 4930 transitions
Ensure Unique test removed 301 transitions
Reduce isomorphic transitions removed 5231 transitions.
Iterating post reduction 1 with 10513 rules applied. Total rules applied 15765 place count 101 transition count 180
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 15767 place count 100 transition count 179
Drop transitions (Redundant composition of simpler transitions.) removed 18 transitions
Redundant transition composition rules discarded 18 transitions
Iterating global reduction 2 with 18 rules applied. Total rules applied 15785 place count 100 transition count 161
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 2 with 1 rules applied. Total rules applied 15786 place count 100 transition count 160
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 15787 place count 99 transition count 160
Applied a total of 15787 rules in 906 ms. Remains 99 /32252 variables (removed 32153) and now considering 160/64200 (removed 64040) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 906 ms. Remains : 99/32252 places, 160/64200 transitions.
RANDOM walk for 40000 steps (8 resets) in 571 ms. (69 steps per ms) remains 2/45 properties
BEST_FIRST walk for 40004 steps (8 resets) in 66 ms. (597 steps per ms) remains 2/2 properties
BEST_FIRST walk for 40004 steps (8 resets) in 39 ms. (1000 steps per ms) remains 2/2 properties
// Phase 1: matrix 160 rows 99 cols
[2024-06-01 08:30:13] [INFO ] Computed 19 invariants in 1 ms
At refinement iteration 0 (INCLUDED_ONLY) 0/5 variables, 5/5 constraints. Problems are: Problem set: 0 solved, 2 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/5 variables, 0/5 constraints. Problems are: Problem set: 0 solved, 2 unsolved
Problem AtomicPropp3 is UNSAT
Problem AtomicPropp65 is UNSAT
After SMT solving in domain Real declared 83/259 variables, and 8 constraints, problems are : Problem set: 2 solved, 0 unsolved in 30 ms.
Refiners :[Domain max(s): 5/99 constraints, Positive P Invariants (semi-flows): 3/19 constraints, State Equation: 0/99 constraints, PredecessorRefiner: 2/2 constraints, Known Traps: 0/0 constraints]
After SMT, in 37ms problems are : Problem set: 2 solved, 0 unsolved
Skipping Parikh replay, no witness traces provided.
Successfully simplified 2 atomic propositions for a total of 16 simplifications.
[2024-06-01 08:30:14] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2024-06-01 08:30:14] [INFO ] Flatten gal took : 1013 ms
FORMULA ServersAndClients-PT-100320-CTLCardinality-2023-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2024-06-01 08:30:16] [INFO ] Flatten gal took : 1135 ms
[2024-06-01 08:30:17] [INFO ] Input system was already deterministic with 64200 transitions.
Support contains 105 out of 32252 places (down from 114) after GAL structural reductions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 32252/32252 places, 64200/64200 transitions.
Graph (trivial) has 54198 edges and 32252 vertex of which 26929 / 32252 are part of one of the 1 SCC in 26 ms
Free SCC test removed 26928 places
Ensure Unique test removed 53657 transitions
Reduce isomorphic transitions removed 53657 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 5269 transitions
Trivial Post-agglo rules discarded 5269 transitions
Performed 5269 trivial Post agglomeration. Transition count delta: 5269
Iterating post reduction 0 with 5269 rules applied. Total rules applied 5270 place count 5324 transition count 5274
Reduce places removed 5318 places and 0 transitions.
Ensure Unique test removed 5266 transitions
Reduce isomorphic transitions removed 5266 transitions.
Iterating post reduction 1 with 10584 rules applied. Total rules applied 15854 place count 6 transition count 8
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 15856 place count 5 transition count 7
Drop transitions (Redundant composition of simpler transitions.) removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 2 with 2 rules applied. Total rules applied 15858 place count 5 transition count 5
Drop transitions (Trivial Post-Agglo cleanup.) removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 1 rules applied. Total rules applied 15859 place count 5 transition count 4
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 15862 place count 3 transition count 3
Applied a total of 15862 rules in 665 ms. Remains 3 /32252 variables (removed 32249) and now considering 3/64200 (removed 64197) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 665 ms. Remains : 3/32252 places, 3/64200 transitions.
[2024-06-01 08:30:18] [INFO ] Flatten gal took : 1 ms
[2024-06-01 08:30:18] [INFO ] Flatten gal took : 0 ms
[2024-06-01 08:30:18] [INFO ] Input system was already deterministic with 3 transitions.
RANDOM walk for 4 steps (0 resets) in 4 ms. (0 steps per ms) remains 0/1 properties
FORMULA ServersAndClients-PT-100320-CTLCardinality-2024-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 32252/32252 places, 64200/64200 transitions.
Applied a total of 0 rules in 108 ms. Remains 32252 /32252 variables (removed 0) and now considering 64200/64200 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 110 ms. Remains : 32252/32252 places, 64200/64200 transitions.
[2024-06-01 08:30:20] [INFO ] Flatten gal took : 1065 ms
[2024-06-01 08:30:21] [INFO ] Flatten gal took : 1123 ms
[2024-06-01 08:30:23] [INFO ] Input system was already deterministic with 64200 transitions.
Starting structural reductions in LTL mode, iteration 0 : 32252/32252 places, 64200/64200 transitions.
Applied a total of 0 rules in 147 ms. Remains 32252 /32252 variables (removed 0) and now considering 64200/64200 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 150 ms. Remains : 32252/32252 places, 64200/64200 transitions.
[2024-06-01 08:30:25] [INFO ] Flatten gal took : 986 ms
[2024-06-01 08:30:26] [INFO ] Flatten gal took : 1067 ms
[2024-06-01 08:30:28] [INFO ] Input system was already deterministic with 64200 transitions.
Starting structural reductions in LTL mode, iteration 0 : 32252/32252 places, 64200/64200 transitions.
Applied a total of 0 rules in 152 ms. Remains 32252 /32252 variables (removed 0) and now considering 64200/64200 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 154 ms. Remains : 32252/32252 places, 64200/64200 transitions.
[2024-06-01 08:30:29] [INFO ] Flatten gal took : 981 ms
[2024-06-01 08:30:30] [INFO ] Flatten gal took : 1065 ms
[2024-06-01 08:30:32] [INFO ] Input system was already deterministic with 64200 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 32252/32252 places, 64200/64200 transitions.
Graph (trivial) has 54196 edges and 32252 vertex of which 26928 / 32252 are part of one of the 1 SCC in 28 ms
Free SCC test removed 26927 places
Ensure Unique test removed 53655 transitions
Reduce isomorphic transitions removed 53655 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 5270 transitions
Trivial Post-agglo rules discarded 5270 transitions
Performed 5270 trivial Post agglomeration. Transition count delta: 5270
Iterating post reduction 0 with 5270 rules applied. Total rules applied 5271 place count 5325 transition count 5275
Reduce places removed 5320 places and 0 transitions.
Ensure Unique test removed 5269 transitions
Reduce isomorphic transitions removed 5269 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 1 with 10591 rules applied. Total rules applied 15862 place count 5 transition count 4
Reduce places removed 3 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 4 rules applied. Total rules applied 15866 place count 2 transition count 3
Applied a total of 15866 rules in 649 ms. Remains 2 /32252 variables (removed 32250) and now considering 3/64200 (removed 64197) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 649 ms. Remains : 2/32252 places, 3/64200 transitions.
[2024-06-01 08:30:33] [INFO ] Flatten gal took : 0 ms
[2024-06-01 08:30:33] [INFO ] Flatten gal took : 0 ms
[2024-06-01 08:30:33] [INFO ] Input system was already deterministic with 3 transitions.
Starting structural reductions in LTL mode, iteration 0 : 32252/32252 places, 64200/64200 transitions.
Applied a total of 0 rules in 142 ms. Remains 32252 /32252 variables (removed 0) and now considering 64200/64200 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 143 ms. Remains : 32252/32252 places, 64200/64200 transitions.
[2024-06-01 08:30:34] [INFO ] Flatten gal took : 981 ms
[2024-06-01 08:30:35] [INFO ] Flatten gal took : 1064 ms
[2024-06-01 08:30:37] [INFO ] Input system was already deterministic with 64200 transitions.
Starting structural reductions in LTL mode, iteration 0 : 32252/32252 places, 64200/64200 transitions.
Applied a total of 0 rules in 138 ms. Remains 32252 /32252 variables (removed 0) and now considering 64200/64200 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 140 ms. Remains : 32252/32252 places, 64200/64200 transitions.
[2024-06-01 08:30:38] [INFO ] Flatten gal took : 972 ms
[2024-06-01 08:30:40] [INFO ] Flatten gal took : 1053 ms
[2024-06-01 08:30:42] [INFO ] Input system was already deterministic with 64200 transitions.
Starting structural reductions in LTL mode, iteration 0 : 32252/32252 places, 64200/64200 transitions.
Applied a total of 0 rules in 133 ms. Remains 32252 /32252 variables (removed 0) and now considering 64200/64200 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 134 ms. Remains : 32252/32252 places, 64200/64200 transitions.
[2024-06-01 08:30:43] [INFO ] Flatten gal took : 995 ms
[2024-06-01 08:30:44] [INFO ] Flatten gal took : 1046 ms
[2024-06-01 08:30:46] [INFO ] Input system was already deterministic with 64200 transitions.
Starting structural reductions in LTL mode, iteration 0 : 32252/32252 places, 64200/64200 transitions.
Applied a total of 0 rules in 133 ms. Remains 32252 /32252 variables (removed 0) and now considering 64200/64200 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 135 ms. Remains : 32252/32252 places, 64200/64200 transitions.
[2024-06-01 08:30:47] [INFO ] Flatten gal took : 952 ms
[2024-06-01 08:30:48] [INFO ] Flatten gal took : 1036 ms
[2024-06-01 08:30:50] [INFO ] Input system was already deterministic with 64200 transitions.
Starting structural reductions in LTL mode, iteration 0 : 32252/32252 places, 64200/64200 transitions.
Applied a total of 0 rules in 173 ms. Remains 32252 /32252 variables (removed 0) and now considering 64200/64200 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 175 ms. Remains : 32252/32252 places, 64200/64200 transitions.
[2024-06-01 08:30:52] [INFO ] Flatten gal took : 932 ms
[2024-06-01 08:30:53] [INFO ] Flatten gal took : 1003 ms
[2024-06-01 08:30:55] [INFO ] Input system was already deterministic with 64200 transitions.
Starting structural reductions in LTL mode, iteration 0 : 32252/32252 places, 64200/64200 transitions.
Applied a total of 0 rules in 140 ms. Remains 32252 /32252 variables (removed 0) and now considering 64200/64200 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 142 ms. Remains : 32252/32252 places, 64200/64200 transitions.
[2024-06-01 08:30:56] [INFO ] Flatten gal took : 966 ms
[2024-06-01 08:30:57] [INFO ] Flatten gal took : 1049 ms
[2024-06-01 08:30:59] [INFO ] Input system was already deterministic with 64200 transitions.
Starting structural reductions in LTL mode, iteration 0 : 32252/32252 places, 64200/64200 transitions.
Applied a total of 0 rules in 154 ms. Remains 32252 /32252 variables (removed 0) and now considering 64200/64200 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 156 ms. Remains : 32252/32252 places, 64200/64200 transitions.
[2024-06-01 08:31:01] [INFO ] Flatten gal took : 986 ms
[2024-06-01 08:31:02] [INFO ] Flatten gal took : 1058 ms
[2024-06-01 08:31:04] [INFO ] Input system was already deterministic with 64200 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 32252/32252 places, 64200/64200 transitions.
Graph (trivial) has 54196 edges and 32252 vertex of which 26928 / 32252 are part of one of the 1 SCC in 21 ms
Free SCC test removed 26927 places
Ensure Unique test removed 53655 transitions
Reduce isomorphic transitions removed 53655 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 5269 transitions
Trivial Post-agglo rules discarded 5269 transitions
Performed 5269 trivial Post agglomeration. Transition count delta: 5269
Iterating post reduction 0 with 5269 rules applied. Total rules applied 5270 place count 5325 transition count 5276
Reduce places removed 5318 places and 0 transitions.
Ensure Unique test removed 5266 transitions
Reduce isomorphic transitions removed 5266 transitions.
Iterating post reduction 1 with 10584 rules applied. Total rules applied 15854 place count 7 transition count 10
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 15856 place count 6 transition count 9
Drop transitions (Redundant composition of simpler transitions.) removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 2 with 2 rules applied. Total rules applied 15858 place count 6 transition count 7
Drop transitions (Trivial Post-Agglo cleanup.) removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 1 rules applied. Total rules applied 15859 place count 6 transition count 6
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 15862 place count 4 transition count 5
Applied a total of 15862 rules in 636 ms. Remains 4 /32252 variables (removed 32248) and now considering 5/64200 (removed 64195) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 637 ms. Remains : 4/32252 places, 5/64200 transitions.
[2024-06-01 08:31:05] [INFO ] Flatten gal took : 0 ms
[2024-06-01 08:31:05] [INFO ] Flatten gal took : 1 ms
[2024-06-01 08:31:05] [INFO ] Input system was already deterministic with 5 transitions.
Starting structural reductions in LTL mode, iteration 0 : 32252/32252 places, 64200/64200 transitions.
Applied a total of 0 rules in 161 ms. Remains 32252 /32252 variables (removed 0) and now considering 64200/64200 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 162 ms. Remains : 32252/32252 places, 64200/64200 transitions.
[2024-06-01 08:31:06] [INFO ] Flatten gal took : 1032 ms
[2024-06-01 08:31:07] [INFO ] Flatten gal took : 1067 ms
[2024-06-01 08:31:09] [INFO ] Input system was already deterministic with 64200 transitions.
Starting structural reductions in LTL mode, iteration 0 : 32252/32252 places, 64200/64200 transitions.
Applied a total of 0 rules in 152 ms. Remains 32252 /32252 variables (removed 0) and now considering 64200/64200 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 153 ms. Remains : 32252/32252 places, 64200/64200 transitions.
[2024-06-01 08:31:10] [INFO ] Flatten gal took : 980 ms
[2024-06-01 08:31:11] [INFO ] Flatten gal took : 1054 ms
[2024-06-01 08:31:13] [INFO ] Input system was already deterministic with 64200 transitions.
[2024-06-01 08:31:14] [INFO ] Flatten gal took : 1001 ms
[2024-06-01 08:31:15] [INFO ] Flatten gal took : 1061 ms
[2024-06-01 08:31:15] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 4 ms.
[2024-06-01 08:31:16] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 32252 places, 64200 transitions and 138402 arcs took 135 ms.
Total runtime 268674 ms.
There are residual formulas that ITS could not solve within timeout
Usage: pnml2lts-sym [-gvqh] [--order=]
[--mu-opt] [--saturation=]
[--sat-granularity=] [--save-sat-levels]
[--guidance=] [-d|--deadlock]
[--action=] [-i|--invariant=STRING] [-n|--no-exit]
[--trace=] [--type=]
[--mu=.mu] [--ctl-star=.ctl]
[--ctl=.ctl] [--ltl=.ltl] [--dot=STRING]
[--save-levels=STRING] [--pg-solve] [--attr=]
[--saturating-attractor] [--write-strategy=.spg]
[--check-strategy] [--interactive-play] [--player]
[--pg-write=.spg] [--no-matrix] [--noack=<1|2>]
[--edge-label=] [--labels] [-m|--matrix]
[--mucalc=.mcf|] [-c|--cache]
[--allow-undefined-edges] [--allow-undefined-values]
[-p|--por= (default: heur)]
[--weak=[valmari] (default: uses stronger left-commutativity)]
[--leap] [-r|--regroup=<(T,)+>] [--sloan-w1=] [--sloan-w2=]
[--cw-max-cols=] [--cw-max-rows=] [--col-ins=<(C.C',)+>]
[--mh-timeout=] [--row-perm=<(R,)+>] [--col-perm=<(C,)+>]
[--graph-metrics] [--regroup-exit] [--regroup-time]
[-g|--pins-guards] [--vset=] [--ldd32-step=]
[--ldd32-cache=] [--ldd-step=] [--ldd-cache=]
[--cache-ratio=] [--max-increase=]
[--min-free-nodes=] [--fdd-bits=]
[--fdd-reorder=]
[--vset-cache-diff=] [--no-soundness-check] [--precise]
[--next-union] [--peak-nodes] [--maxsum=]
[--block-size=] [--cluster-size=] [-v] [-q]
[--debug=] [--stats] [--where] [--when]
[--timeout=INT] [--version] [-h|--help] [--usage]
[OPTIONS] []
Could not compute solution for formula : ServersAndClients-PT-100320-CTLCardinality-2024-01
Could not compute solution for formula : ServersAndClients-PT-100320-CTLCardinality-2024-02
Could not compute solution for formula : ServersAndClients-PT-100320-CTLCardinality-2024-03
Could not compute solution for formula : ServersAndClients-PT-100320-CTLCardinality-2024-04
Could not compute solution for formula : ServersAndClients-PT-100320-CTLCardinality-2024-05
Could not compute solution for formula : ServersAndClients-PT-100320-CTLCardinality-2024-06
Could not compute solution for formula : ServersAndClients-PT-100320-CTLCardinality-2024-07
Could not compute solution for formula : ServersAndClients-PT-100320-CTLCardinality-2024-08
Could not compute solution for formula : ServersAndClients-PT-100320-CTLCardinality-2024-09
Could not compute solution for formula : ServersAndClients-PT-100320-CTLCardinality-2024-10
Could not compute solution for formula : ServersAndClients-PT-100320-CTLCardinality-2024-11
Could not compute solution for formula : ServersAndClients-PT-100320-CTLCardinality-2023-12
Could not compute solution for formula : ServersAndClients-PT-100320-CTLCardinality-2023-13
Could not compute solution for formula : ServersAndClients-PT-100320-CTLCardinality-2023-14

BK_STOP 1717230676516

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
mcc2024
ctl formula name ServersAndClients-PT-100320-CTLCardinality-2024-01
ctl formula formula --ctl=/tmp/533/ctl_0_
ctl formula name ServersAndClients-PT-100320-CTLCardinality-2024-02
ctl formula formula --ctl=/tmp/533/ctl_1_
ctl formula name ServersAndClients-PT-100320-CTLCardinality-2024-03
ctl formula formula --ctl=/tmp/533/ctl_2_
ctl formula name ServersAndClients-PT-100320-CTLCardinality-2024-04
ctl formula formula --ctl=/tmp/533/ctl_3_
ctl formula name ServersAndClients-PT-100320-CTLCardinality-2024-05
ctl formula formula --ctl=/tmp/533/ctl_4_
ctl formula name ServersAndClients-PT-100320-CTLCardinality-2024-06
ctl formula formula --ctl=/tmp/533/ctl_5_
ctl formula name ServersAndClients-PT-100320-CTLCardinality-2024-07
ctl formula formula --ctl=/tmp/533/ctl_6_
ctl formula name ServersAndClients-PT-100320-CTLCardinality-2024-08
ctl formula formula --ctl=/tmp/533/ctl_7_
ctl formula name ServersAndClients-PT-100320-CTLCardinality-2024-09
ctl formula formula --ctl=/tmp/533/ctl_8_
ctl formula name ServersAndClients-PT-100320-CTLCardinality-2024-10
ctl formula formula --ctl=/tmp/533/ctl_9_
ctl formula name ServersAndClients-PT-100320-CTLCardinality-2024-11
ctl formula formula --ctl=/tmp/533/ctl_10_
ctl formula name ServersAndClients-PT-100320-CTLCardinality-2023-12
ctl formula formula --ctl=/tmp/533/ctl_11_
ctl formula name ServersAndClients-PT-100320-CTLCardinality-2023-13
ctl formula formula --ctl=/tmp/533/ctl_12_
ctl formula name ServersAndClients-PT-100320-CTLCardinality-2023-14
ctl formula formula --ctl=/tmp/533/ctl_13_
pnml2lts-sym, ** error **: unknown vector set implementation lddmc

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ServersAndClients-PT-100320"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is ServersAndClients-PT-100320, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r524-tall-171679080800641"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ServersAndClients-PT-100320.tgz
mv ServersAndClients-PT-100320 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;