Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r524-tall-171679080200386.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is SafeBus-COL-20, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r524-tall-171679080200386
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 460K
-rw-r--r-- 1 mcc users 5.6K Apr 12 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 56K Apr 12 16:58 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.5K Apr 12 16:50 CTLFireability.txt
-rw-r--r-- 1 mcc users 37K Apr 12 16:50 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 23 07:49 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:49 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 23 07:49 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:49 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.4K Apr 12 20:51 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 93K Apr 12 20:51 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 12 20:42 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 92K Apr 12 20:42 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_pt
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 5 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 42K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SafeBus-COL-20-CTLFireability-2024-00
FORMULA_NAME SafeBus-COL-20-CTLFireability-2024-01
FORMULA_NAME SafeBus-COL-20-CTLFireability-2024-02
FORMULA_NAME SafeBus-COL-20-CTLFireability-2024-03
FORMULA_NAME SafeBus-COL-20-CTLFireability-2024-04
FORMULA_NAME SafeBus-COL-20-CTLFireability-2024-05
FORMULA_NAME SafeBus-COL-20-CTLFireability-2024-06
FORMULA_NAME SafeBus-COL-20-CTLFireability-2024-07
FORMULA_NAME SafeBus-COL-20-CTLFireability-2024-08
FORMULA_NAME SafeBus-COL-20-CTLFireability-2024-09
FORMULA_NAME SafeBus-COL-20-CTLFireability-2024-10
FORMULA_NAME SafeBus-COL-20-CTLFireability-2024-11
FORMULA_NAME SafeBus-COL-20-CTLFireability-2024-12
FORMULA_NAME SafeBus-COL-20-CTLFireability-2024-13
FORMULA_NAME SafeBus-COL-20-CTLFireability-2024-14
FORMULA_NAME SafeBus-COL-20-CTLFireability-2024-15

=== Now, execution of the tool begins

BK_START 1717223023127

Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SafeBus-COL-20
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-06-01 06:23:44] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-06-01 06:23:44] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-06-01 06:23:44] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2024-06-01 06:23:44] [WARNING] Using fallBack plugin, rng conformance not checked
[2024-06-01 06:23:44] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 597 ms
[2024-06-01 06:23:45] [INFO ] Detected 1 constant HL places corresponding to 20 PT places.
[2024-06-01 06:23:45] [INFO ] Imported 20 HL places and 14 HL transitions for a total of 1046 PT places and 179241.0 transition bindings in 23 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 10 ms.
[2024-06-01 06:23:45] [INFO ] Built PT skeleton of HLPN with 20 places and 14 transitions 68 arcs in 3 ms.
[2024-06-01 06:23:45] [INFO ] Skeletonized 8 HLPN properties in 2 ms. Removed 8 properties that had guard overlaps.
Computed a total of 3 stabilizing places and 0 stable transitions
Remains 6 properties that can be checked using skeleton over-approximation.
Reduce places removed 3 places and 0 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
RANDOM walk for 394 steps (0 resets) in 19 ms. (19 steps per ms) remains 0/9 properties
[2024-06-01 06:23:45] [INFO ] Flatten gal took : 47 ms
[2024-06-01 06:23:45] [INFO ] Flatten gal took : 3 ms
Domain [It(20), It(20)] of place AMC breaks symmetries in sort It
[2024-06-01 06:23:45] [INFO ] Unfolded HLPN to a Petri net with 1046 places and 10501 transitions 76784 arcs in 305 ms.
[2024-06-01 06:23:45] [INFO ] Unfolded 16 HLPN properties in 34 ms.
[2024-06-01 06:23:45] [INFO ] Reduced 360 identical enabling conditions.
[2024-06-01 06:23:45] [INFO ] Reduced 360 identical enabling conditions.
[2024-06-01 06:23:45] [INFO ] Reduced 360 identical enabling conditions.
[2024-06-01 06:23:45] [INFO ] Reduced 360 identical enabling conditions.
[2024-06-01 06:23:46] [INFO ] Reduced 360 identical enabling conditions.
[2024-06-01 06:23:46] [INFO ] Reduced 360 identical enabling conditions.
[2024-06-01 06:23:46] [INFO ] Reduced 360 identical enabling conditions.
[2024-06-01 06:23:46] [INFO ] Reduced 360 identical enabling conditions.
Deduced a syphon composed of 20 places in 21 ms
Reduce places removed 40 places and 40 transitions.
Support contains 1006 out of 1006 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1006/1006 places, 10461/10461 transitions.
Applied a total of 0 rules in 74 ms. Remains 1006 /1006 variables (removed 0) and now considering 10461/10461 (removed 0) transitions.
[2024-06-01 06:23:47] [INFO ] Flow matrix only has 2482 transitions (discarded 7979 similar events)
// Phase 1: matrix 2482 rows 1006 cols
[2024-06-01 06:23:47] [INFO ] Computed 85 invariants in 394 ms
[2024-06-01 06:23:48] [INFO ] Implicit Places using invariants in 1264 ms returned []
Implicit Place search using SMT only with invariants took 1357 ms to find 0 implicit places.
Running 10441 sub problems to find dead transitions.
[2024-06-01 06:23:48] [INFO ] Flow matrix only has 2482 transitions (discarded 7979 similar events)
[2024-06-01 06:23:48] [INFO ] Invariant cache hit.
[2024-06-01 06:23:48] [INFO ] State equation strengthened by 421 read => feed constraints.
Usage: pnml2lts-sym [-gvqh] [--order=]
[--mu-opt] [--saturation=]
[--sat-granularity=] [--save-sat-levels]
[--guidance=] [-d|--deadlock]
[--action=] [-i|--invariant=STRING] [-n|--no-exit]
[--trace=] [--type=]
[--mu=.mu] [--ctl-star=.ctl]
[--ctl=.ctl] [--ltl=.ltl] [--dot=STRING]
[--save-levels=STRING] [--pg-solve] [--attr=]
[--saturating-attractor] [--write-strategy=.spg]
[--check-strategy] [--interactive-play] [--player]
[--pg-write=.spg] [--no-matrix] [--noack=<1|2>]
[--edge-label=] [--labels] [-m|--matrix]
[--mucalc=.mcf|] [-c|--cache]
[--allow-undefined-edges] [--allow-undefined-values]
[-p|--por= (default: heur)]
[--weak=[valmari] (default: uses stronger left-commutativity)]
[--leap] [-r|--regroup=<(T,)+>] [--sloan-w1=] [--sloan-w2=]
[--cw-max-cols=] [--cw-max-rows=] [--col-ins=<(C.C',)+>]
[--mh-timeout=] [--row-perm=<(R,)+>] [--col-perm=<(C,)+>]
[--graph-metrics] [--regroup-exit] [--regroup-time]
[-g|--pins-guards] [--vset=] [--ldd32-step=]
[--ldd32-cache=] [--ldd-step=] [--ldd-cache=]
[--cache-ratio=] [--max-increase=]
[--min-free-nodes=] [--fdd-bits=]
[--fdd-reorder=]
[--vset-cache-diff=] [--no-soundness-check] [--precise]
[--next-union] [--peak-nodes] [--maxsum=]
[--block-size=] [--cluster-size=] [-v] [-q]
[--debug=] [--stats] [--where] [--when]
[--timeout=INT] [--version] [-h|--help] [--usage]
[OPTIONS] []
Could not compute solution for formula : SafeBus-COL-20-CTLFireability-2024-00
Could not compute solution for formula : SafeBus-COL-20-CTLFireability-2024-01
Could not compute solution for formula : SafeBus-COL-20-CTLFireability-2024-02
Could not compute solution for formula : SafeBus-COL-20-CTLFireability-2024-03
Could not compute solution for formula : SafeBus-COL-20-CTLFireability-2024-04
Could not compute solution for formula : SafeBus-COL-20-CTLFireability-2024-05
Could not compute solution for formula : SafeBus-COL-20-CTLFireability-2024-06
Could not compute solution for formula : SafeBus-COL-20-CTLFireability-2024-07
Could not compute solution for formula : SafeBus-COL-20-CTLFireability-2024-08
Could not compute solution for formula : SafeBus-COL-20-CTLFireability-2024-09
Could not compute solution for formula : SafeBus-COL-20-CTLFireability-2024-10
Could not compute solution for formula : SafeBus-COL-20-CTLFireability-2024-11
Could not compute solution for formula : SafeBus-COL-20-CTLFireability-2024-12
Could not compute solution for formula : SafeBus-COL-20-CTLFireability-2024-13
Could not compute solution for formula : SafeBus-COL-20-CTLFireability-2024-14
Could not compute solution for formula : SafeBus-COL-20-CTLFireability-2024-15

BK_STOP 1717223091925

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2024
ctl formula name SafeBus-COL-20-CTLFireability-2024-00
ctl formula formula --ctl=/tmp/491/ctl_0_
ctl formula name SafeBus-COL-20-CTLFireability-2024-01
ctl formula formula --ctl=/tmp/491/ctl_1_
ctl formula name SafeBus-COL-20-CTLFireability-2024-02
ctl formula formula --ctl=/tmp/491/ctl_2_
ctl formula name SafeBus-COL-20-CTLFireability-2024-03
ctl formula formula --ctl=/tmp/491/ctl_3_
ctl formula name SafeBus-COL-20-CTLFireability-2024-04
ctl formula formula --ctl=/tmp/491/ctl_4_
ctl formula name SafeBus-COL-20-CTLFireability-2024-05
ctl formula formula --ctl=/tmp/491/ctl_5_
ctl formula name SafeBus-COL-20-CTLFireability-2024-06
ctl formula formula --ctl=/tmp/491/ctl_6_
ctl formula name SafeBus-COL-20-CTLFireability-2024-07
ctl formula formula --ctl=/tmp/491/ctl_7_
ctl formula name SafeBus-COL-20-CTLFireability-2024-08
ctl formula formula --ctl=/tmp/491/ctl_8_
ctl formula name SafeBus-COL-20-CTLFireability-2024-09
ctl formula formula --ctl=/tmp/491/ctl_9_
ctl formula name SafeBus-COL-20-CTLFireability-2024-10
ctl formula formula --ctl=/tmp/491/ctl_10_
ctl formula name SafeBus-COL-20-CTLFireability-2024-11
ctl formula formula --ctl=/tmp/491/ctl_11_
ctl formula name SafeBus-COL-20-CTLFireability-2024-12
ctl formula formula --ctl=/tmp/491/ctl_12_
ctl formula name SafeBus-COL-20-CTLFireability-2024-13
ctl formula formula --ctl=/tmp/491/ctl_13_
ctl formula name SafeBus-COL-20-CTLFireability-2024-14
ctl formula formula --ctl=/tmp/491/ctl_14_
ctl formula name SafeBus-COL-20-CTLFireability-2024-15
ctl formula formula --ctl=/tmp/491/ctl_15_
pnml2lts-sym, ** error **: unknown vector set implementation lddmc

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SafeBus-COL-20"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is SafeBus-COL-20, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r524-tall-171679080200386"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SafeBus-COL-20.tgz
mv SafeBus-COL-20 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;