Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r520-tall-171662338000206.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is RERS17pb114-PT-3, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r520-tall-171662338000206
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 73M
-rw-r--r-- 1 mcc users 6.6K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 68K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.7K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K May 19 07:13 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K May 19 16:16 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K May 19 07:28 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K May 19 18:49 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.5K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 84K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 70K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K May 19 07:14 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K May 19 15:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 2 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 73M May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb114-PT-3-ReachabilityCardinality-2024-00
FORMULA_NAME RERS17pb114-PT-3-ReachabilityCardinality-2024-01
FORMULA_NAME RERS17pb114-PT-3-ReachabilityCardinality-2024-02
FORMULA_NAME RERS17pb114-PT-3-ReachabilityCardinality-2024-03
FORMULA_NAME RERS17pb114-PT-3-ReachabilityCardinality-2024-04
FORMULA_NAME RERS17pb114-PT-3-ReachabilityCardinality-2024-05
FORMULA_NAME RERS17pb114-PT-3-ReachabilityCardinality-2024-06
FORMULA_NAME RERS17pb114-PT-3-ReachabilityCardinality-2024-07
FORMULA_NAME RERS17pb114-PT-3-ReachabilityCardinality-2024-08
FORMULA_NAME RERS17pb114-PT-3-ReachabilityCardinality-2023-09
FORMULA_NAME RERS17pb114-PT-3-ReachabilityCardinality-2024-10
FORMULA_NAME RERS17pb114-PT-3-ReachabilityCardinality-2023-11
FORMULA_NAME RERS17pb114-PT-3-ReachabilityCardinality-2024-12
FORMULA_NAME RERS17pb114-PT-3-ReachabilityCardinality-2023-13
FORMULA_NAME RERS17pb114-PT-3-ReachabilityCardinality-2023-14
FORMULA_NAME RERS17pb114-PT-3-ReachabilityCardinality-2024-15

=== Now, execution of the tool begins

BK_START 1717230119573

Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RERS17pb114-PT-3
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-06-01 08:22:00] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2024-06-01 08:22:00] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-06-01 08:22:03] [INFO ] Load time of PNML (sax parser for PT used): 2207 ms
[2024-06-01 08:22:03] [INFO ] Transformed 1446 places.
[2024-06-01 08:22:03] [INFO ] Transformed 151085 transitions.
[2024-06-01 08:22:03] [INFO ] Parsed PT model containing 1446 places and 151085 transitions and 604252 arcs in 2755 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 18 ms.
Working with output stream class java.io.PrintStream
RANDOM walk for 40000 steps (8 resets) in 6861 ms. (5 steps per ms) remains 6/16 properties
FORMULA RERS17pb114-PT-3-ReachabilityCardinality-2024-12 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA RERS17pb114-PT-3-ReachabilityCardinality-2023-09 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA RERS17pb114-PT-3-ReachabilityCardinality-2024-08 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA RERS17pb114-PT-3-ReachabilityCardinality-2024-07 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA RERS17pb114-PT-3-ReachabilityCardinality-2024-06 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA RERS17pb114-PT-3-ReachabilityCardinality-2024-05 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA RERS17pb114-PT-3-ReachabilityCardinality-2024-04 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA RERS17pb114-PT-3-ReachabilityCardinality-2024-03 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA RERS17pb114-PT-3-ReachabilityCardinality-2024-01 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA RERS17pb114-PT-3-ReachabilityCardinality-2024-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
BEST_FIRST walk for 40003 steps (8 resets) in 627 ms. (63 steps per ms) remains 6/6 properties
BEST_FIRST walk for 40004 steps (8 resets) in 759 ms. (52 steps per ms) remains 6/6 properties
BEST_FIRST walk for 40004 steps (8 resets) in 466 ms. (85 steps per ms) remains 6/6 properties
BEST_FIRST walk for 40004 steps (8 resets) in 441 ms. (90 steps per ms) remains 6/6 properties
BEST_FIRST walk for 40004 steps (8 resets) in 685 ms. (58 steps per ms) remains 6/6 properties
BEST_FIRST walk for 40004 steps (8 resets) in 552 ms. (72 steps per ms) remains 6/6 properties
[2024-06-01 08:22:07] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
// Phase 1: matrix 84691 rows 1446 cols
[2024-06-01 08:22:08] [INFO ] Computed 35 invariants in 523 ms
[2024-06-01 08:22:14] [INFO ] State equation strengthened by 2342 read => feed constraints.
All remaining problems are real, not stopping.
At refinement iteration 0 (INCLUDED_ONLY) 0/81 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 6 unsolved
At refinement iteration 1 (OVERLAPS) 139/220 variables, 18/18 constraints. Problems are: Problem set: 0 solved, 6 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/220 variables, 0/18 constraints. Problems are: Problem set: 0 solved, 6 unsolved
Problem RERS17pb114-PT-3-ReachabilityCardinality-2023-14 is UNSAT
FORMULA RERS17pb114-PT-3-ReachabilityCardinality-2023-14 TRUE TECHNIQUES SMT_REFINEMENT
At refinement iteration 3 (OVERLAPS) 1226/1446 variables, 17/35 constraints. Problems are: Problem set: 1 solved, 5 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/1446 variables, 0/35 constraints. Problems are: Problem set: 1 solved, 5 unsolved
SMT process timed out in 11455ms, After SMT, problems are : Problem set: 1 solved, 5 unsolved
Skipping Parikh replay, no witness traces provided.
Support contains 59 out of 1446 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1446/1446 places, 151085/151085 transitions.
Ensure Unique test removed 17 places
Drop transitions (Empty/Sink Transition effects.) removed 512 transitions
Reduce isomorphic transitions removed 512 transitions.
Iterating post reduction 0 with 529 rules applied. Total rules applied 529 place count 1429 transition count 150573
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 1 with 1 rules applied. Total rules applied 530 place count 1428 transition count 150572
Applied a total of 530 rules in 3730 ms. Remains 1428 /1446 variables (removed 18) and now considering 150572/151085 (removed 513) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 3759 ms. Remains : 1428/1446 places, 150572/151085 transitions.
RANDOM walk for 40000 steps (8 resets) in 5244 ms. (7 steps per ms) remains 4/5 properties
FORMULA RERS17pb114-PT-3-ReachabilityCardinality-2023-13 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
BEST_FIRST walk for 40004 steps (8 resets) in 668 ms. (59 steps per ms) remains 4/4 properties
BEST_FIRST walk for 40003 steps (8 resets) in 686 ms. (58 steps per ms) remains 4/4 properties
BEST_FIRST walk for 40004 steps (8 resets) in 388 ms. (102 steps per ms) remains 4/4 properties
BEST_FIRST walk for 40004 steps (8 resets) in 352 ms. (113 steps per ms) remains 4/4 properties
[2024-06-01 08:22:25] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
// Phase 1: matrix 84689 rows 1428 cols
[2024-06-01 08:22:26] [INFO ] Computed 18 invariants in 363 ms
[2024-06-01 08:22:29] [INFO ] State equation strengthened by 773 read => feed constraints.
All remaining problems are real, not stopping.
At refinement iteration 0 (INCLUDED_ONLY) 0/58 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 4 unsolved
At refinement iteration 1 (OVERLAPS) 1366/1424 variables, 17/17 constraints. Problems are: Problem set: 0 solved, 4 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/1424 variables, 0/17 constraints. Problems are: Problem set: 0 solved, 4 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Real declared 86112/86117 variables, and 1441 constraints, problems are : Problem set: 0 solved, 4 unsolved in 45087 ms.
Refiners :[Positive P Invariants (semi-flows): 17/18 constraints, State Equation: 1424/1428 constraints, ReadFeed: 0/773 constraints, PredecessorRefiner: 4/1 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 4 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/58 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 4 unsolved
At refinement iteration 1 (OVERLAPS) 1366/1424 variables, 17/17 constraints. Problems are: Problem set: 0 solved, 4 unsolved
[2024-06-01 08:23:23] [INFO ] Deduced a trap composed of 40 places in 9187 ms of which 52 ms to minimize.
[2024-06-01 08:23:32] [INFO ] Deduced a trap composed of 64 places in 8226 ms of which 6 ms to minimize.
[2024-06-01 08:23:39] [INFO ] Deduced a trap composed of 64 places in 7789 ms of which 5 ms to minimize.
[2024-06-01 08:23:47] [INFO ] Deduced a trap composed of 128 places in 7076 ms of which 3 ms to minimize.
[2024-06-01 08:23:53] [INFO ] Deduced a trap composed of 128 places in 6694 ms of which 3 ms to minimize.
[2024-06-01 08:23:58] [INFO ] Deduced a trap composed of 96 places in 5186 ms of which 1 ms to minimize.
[2024-06-01 08:24:04] [INFO ] Deduced a trap composed of 128 places in 5655 ms of which 2 ms to minimize.
SMT process timed out in 99048ms, After SMT, problems are : Problem set: 0 solved, 4 unsolved
Fused 4 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 58 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1208 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1208 ms. Remains : 1428/1428 places, 150572/150572 transitions.
RANDOM walk for 40000 steps (8 resets) in 8320 ms. (4 steps per ms) remains 4/4 properties
BEST_FIRST walk for 40003 steps (8 resets) in 545 ms. (73 steps per ms) remains 4/4 properties
BEST_FIRST walk for 40004 steps (8 resets) in 862 ms. (46 steps per ms) remains 4/4 properties
BEST_FIRST walk for 40003 steps (8 resets) in 857 ms. (46 steps per ms) remains 4/4 properties
BEST_FIRST walk for 40004 steps (8 resets) in 792 ms. (50 steps per ms) remains 4/4 properties
Interrupted probabilistic random walk after 7828 steps, run timeout after 6002 ms. (steps per millisecond=1 ) properties seen :0 out of 4
Probabilistic random walk after 7828 steps, saw 7070 distinct states, run finished after 6009 ms. (steps per millisecond=1 ) properties seen :0
[2024-06-01 08:24:15] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2024-06-01 08:24:15] [INFO ] Invariant cache hit.
[2024-06-01 08:24:18] [INFO ] State equation strengthened by 773 read => feed constraints.
All remaining problems are real, not stopping.
At refinement iteration 0 (INCLUDED_ONLY) 0/58 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 4 unsolved
At refinement iteration 1 (OVERLAPS) 1366/1424 variables, 17/17 constraints. Problems are: Problem set: 0 solved, 4 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/1424 variables, 0/17 constraints. Problems are: Problem set: 0 solved, 4 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Real declared 86112/86117 variables, and 1441 constraints, problems are : Problem set: 0 solved, 4 unsolved in 75102 ms.
Refiners :[Positive P Invariants (semi-flows): 17/18 constraints, State Equation: 1424/1428 constraints, ReadFeed: 0/773 constraints, PredecessorRefiner: 4/1 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 4 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/58 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 4 unsolved
At refinement iteration 1 (OVERLAPS) 1366/1424 variables, 17/17 constraints. Problems are: Problem set: 0 solved, 4 unsolved
[2024-06-01 08:25:42] [INFO ] Deduced a trap composed of 64 places in 8323 ms of which 5 ms to minimize.
[2024-06-01 08:25:51] [INFO ] Deduced a trap composed of 40 places in 8510 ms of which 4 ms to minimize.
[2024-06-01 08:25:59] [INFO ] Deduced a trap composed of 96 places in 7901 ms of which 4 ms to minimize.
[2024-06-01 08:26:05] [INFO ] Deduced a trap composed of 96 places in 6770 ms of which 3 ms to minimize.
[2024-06-01 08:26:10] [INFO ] Deduced a trap composed of 64 places in 4500 ms of which 1 ms to minimize.
[2024-06-01 08:26:15] [INFO ] Deduced a trap composed of 128 places in 5505 ms of which 2 ms to minimize.
[2024-06-01 08:26:25] [INFO ] Deduced a trap composed of 128 places in 6122 ms of which 2 ms to minimize.
[2024-06-01 08:26:39] [INFO ] Deduced a trap composed of 64 places in 5704 ms of which 3 ms to minimize.
[2024-06-01 08:26:44] [INFO ] Deduced a trap composed of 96 places in 5034 ms of which 2 ms to minimize.
[2024-06-01 08:26:49] [INFO ] Deduced a trap composed of 128 places in 4796 ms of which 1 ms to minimize.
SMT process timed out in 153842ms, After SMT, problems are : Problem set: 0 solved, 4 unsolved
Skipping Parikh replay, no witness traces provided.
Support contains 58 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1072 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1084 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1080 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
[2024-06-01 08:26:51] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2024-06-01 08:26:51] [INFO ] Invariant cache hit.
[2024-06-01 08:27:00] [INFO ] Implicit Places using invariants in 8999 ms returned []
Implicit Place search using SMT only with invariants took 9025 ms to find 0 implicit places.
Running 150571 sub problems to find dead transitions.
[2024-06-01 08:27:01] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2024-06-01 08:27:01] [INFO ] Invariant cache hit.
[2024-06-01 08:27:05] [INFO ] State equation strengthened by 773 read => feed constraints.
Usage: pnml2lts-sym [-gvqh] [--order=]
[--mu-opt] [--saturation=]
[--sat-granularity=] [--save-sat-levels]
[--guidance=] [-d|--deadlock]
[--action=] [-i|--invariant=STRING] [-n|--no-exit]
[--trace=] [--type=]
[--mu=.mu] [--ctl-star=.ctl]
[--ctl=.ctl] [--ltl=.ltl] [--dot=STRING]
[--save-levels=STRING] [--pg-solve] [--attr=]
[--saturating-attractor] [--write-strategy=.spg]
[--check-strategy] [--interactive-play] [--player]
[--pg-write=.spg] [--no-matrix] [--noack=<1|2>]
[--edge-label=] [--labels] [-m|--matrix]
[--mucalc=.mcf|] [-c|--cache]
[--allow-undefined-edges] [--allow-undefined-values]
[-p|--por= (default: heur)]
[--weak=[valmari] (default: uses stronger left-commutativity)]
[--leap] [-r|--regroup=<(T,)+>] [--sloan-w1=] [--sloan-w2=]
[--cw-max-cols=] [--cw-max-rows=] [--col-ins=<(C.C',)+>]
[--mh-timeout=] [--row-perm=<(R,)+>] [--col-perm=<(C,)+>]
[--graph-metrics] [--regroup-exit] [--regroup-time]
[-g|--pins-guards] [--vset=] [--ldd32-step=]
[--ldd32-cache=] [--ldd-step=] [--ldd-cache=]
[--cache-ratio=] [--max-increase=]
[--min-free-nodes=] [--fdd-bits=]
[--fdd-reorder=]
[--vset-cache-diff=] [--no-soundness-check] [--precise]
[--next-union] [--peak-nodes] [--maxsum=]
[--block-size=] [--cluster-size=] [-v] [-q]
[--debug=] [--stats] [--where] [--when]
[--timeout=INT] [--version] [-h|--help] [--usage]
[OPTIONS] []
Could not compute solution for formula : RERS17pb114-PT-3-ReachabilityCardinality-2024-00
Could not compute solution for formula : RERS17pb114-PT-3-ReachabilityCardinality-2024-01
Could not compute solution for formula : RERS17pb114-PT-3-ReachabilityCardinality-2024-02
Could not compute solution for formula : RERS17pb114-PT-3-ReachabilityCardinality-2024-03
Could not compute solution for formula : RERS17pb114-PT-3-ReachabilityCardinality-2024-04
Could not compute solution for formula : RERS17pb114-PT-3-ReachabilityCardinality-2024-05
Could not compute solution for formula : RERS17pb114-PT-3-ReachabilityCardinality-2024-06
Could not compute solution for formula : RERS17pb114-PT-3-ReachabilityCardinality-2024-07
Could not compute solution for formula : RERS17pb114-PT-3-ReachabilityCardinality-2024-08
Could not compute solution for formula : RERS17pb114-PT-3-ReachabilityCardinality-2023-09
Could not compute solution for formula : RERS17pb114-PT-3-ReachabilityCardinality-2024-10
Could not compute solution for formula : RERS17pb114-PT-3-ReachabilityCardinality-2023-11
Could not compute solution for formula : RERS17pb114-PT-3-ReachabilityCardinality-2024-12
Could not compute solution for formula : RERS17pb114-PT-3-ReachabilityCardinality-2023-13
Could not compute solution for formula : RERS17pb114-PT-3-ReachabilityCardinality-2023-14
Could not compute solution for formula : RERS17pb114-PT-3-ReachabilityCardinality-2024-15

BK_STOP 1717230524435

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
mcc2024
rfs formula name RERS17pb114-PT-3-ReachabilityCardinality-2024-00
rfs formula type EF
rfs formula formula --invariant=/tmp/588/inv_0_
rfs formula name RERS17pb114-PT-3-ReachabilityCardinality-2024-01
rfs formula type AG
rfs formula formula --invariant=/tmp/588/inv_1_
rfs formula name RERS17pb114-PT-3-ReachabilityCardinality-2024-02
rfs formula type EF
rfs formula formula --invariant=/tmp/588/inv_2_
rfs formula name RERS17pb114-PT-3-ReachabilityCardinality-2024-03
rfs formula type AG
rfs formula formula --invariant=/tmp/588/inv_3_
rfs formula name RERS17pb114-PT-3-ReachabilityCardinality-2024-04
rfs formula type AG
rfs formula formula --invariant=/tmp/588/inv_4_
rfs formula name RERS17pb114-PT-3-ReachabilityCardinality-2024-05
rfs formula type EF
rfs formula formula --invariant=/tmp/588/inv_5_
rfs formula name RERS17pb114-PT-3-ReachabilityCardinality-2024-06
rfs formula type AG
rfs formula formula --invariant=/tmp/588/inv_6_
rfs formula name RERS17pb114-PT-3-ReachabilityCardinality-2024-07
rfs formula type EF
rfs formula formula --invariant=/tmp/588/inv_7_
rfs formula name RERS17pb114-PT-3-ReachabilityCardinality-2024-08
rfs formula type EF
rfs formula formula --invariant=/tmp/588/inv_8_
rfs formula name RERS17pb114-PT-3-ReachabilityCardinality-2023-09
rfs formula type AG
rfs formula formula --invariant=/tmp/588/inv_9_
rfs formula name RERS17pb114-PT-3-ReachabilityCardinality-2024-10
rfs formula type EF
rfs formula formula --invariant=/tmp/588/inv_10_
rfs formula name RERS17pb114-PT-3-ReachabilityCardinality-2023-11
rfs formula type EF
rfs formula formula --invariant=/tmp/588/inv_11_
rfs formula name RERS17pb114-PT-3-ReachabilityCardinality-2024-12
rfs formula type EF
rfs formula formula --invariant=/tmp/588/inv_12_
rfs formula name RERS17pb114-PT-3-ReachabilityCardinality-2023-13
rfs formula type AG
rfs formula formula --invariant=/tmp/588/inv_13_
rfs formula name RERS17pb114-PT-3-ReachabilityCardinality-2023-14
rfs formula type AG
rfs formula formula --invariant=/tmp/588/inv_14_
rfs formula name RERS17pb114-PT-3-ReachabilityCardinality-2024-15
rfs formula type EF
rfs formula formula --invariant=/tmp/588/inv_15_
pnml2lts-sym, ** error **: unknown vector set implementation lddmc

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb114-PT-3"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is RERS17pb114-PT-3, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r520-tall-171662338000206"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb114-PT-3.tgz
mv RERS17pb114-PT-3 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;