Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r512-smll-171654407800530.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is Philosophers-PT-000500, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r512-smll-171654407800530
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 19M
-rw-r--r-- 1 mcc users 444K Apr 13 10:03 CTLCardinality.txt
-rw-r--r-- 1 mcc users 2.4M Apr 13 10:03 CTLCardinality.xml
-rw-r--r-- 1 mcc users 325K Apr 13 09:18 CTLFireability.txt
-rw-r--r-- 1 mcc users 2.1M Apr 13 09:18 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 225K Apr 23 07:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 865K Apr 23 07:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 186K Apr 23 07:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 885K Apr 23 07:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 746K Apr 13 11:46 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 4.0M Apr 13 11:46 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 778K Apr 13 10:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 4.9M Apr 13 10:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 48K Apr 23 07:43 UpperBounds.txt
-rw-r--r-- 1 mcc users 132K Apr 23 07:43 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 1.1M May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Philosophers-PT-000500-CTLFireability-2024-00
FORMULA_NAME Philosophers-PT-000500-CTLFireability-2024-01
FORMULA_NAME Philosophers-PT-000500-CTLFireability-2024-02
FORMULA_NAME Philosophers-PT-000500-CTLFireability-2024-03
FORMULA_NAME Philosophers-PT-000500-CTLFireability-2024-04
FORMULA_NAME Philosophers-PT-000500-CTLFireability-2024-05
FORMULA_NAME Philosophers-PT-000500-CTLFireability-2024-06
FORMULA_NAME Philosophers-PT-000500-CTLFireability-2024-07
FORMULA_NAME Philosophers-PT-000500-CTLFireability-2024-08
FORMULA_NAME Philosophers-PT-000500-CTLFireability-2024-09
FORMULA_NAME Philosophers-PT-000500-CTLFireability-2024-10
FORMULA_NAME Philosophers-PT-000500-CTLFireability-2024-11
FORMULA_NAME Philosophers-PT-000500-CTLFireability-2024-12
FORMULA_NAME Philosophers-PT-000500-CTLFireability-2024-13
FORMULA_NAME Philosophers-PT-000500-CTLFireability-2024-14
FORMULA_NAME Philosophers-PT-000500-CTLFireability-2024-15

=== Now, execution of the tool begins

BK_START 1717354404361

Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Philosophers-PT-000500
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-06-02 18:53:26] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-06-02 18:53:26] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-06-02 18:53:27] [INFO ] Load time of PNML (sax parser for PT used): 515 ms
[2024-06-02 18:53:27] [INFO ] Transformed 2500 places.
[2024-06-02 18:53:27] [INFO ] Transformed 2500 transitions.
[2024-06-02 18:53:27] [INFO ] Found NUPN structural information;
[2024-06-02 18:53:27] [INFO ] Parsed PT model containing 2500 places and 2500 transitions and 8000 arcs in 734 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 183 ms.
Support contains 2500 out of 2500 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 2500/2500 places, 2500/2500 transitions.
Applied a total of 0 rules in 55 ms. Remains 2500 /2500 variables (removed 0) and now considering 2500/2500 (removed 0) transitions.
// Phase 1: matrix 2500 rows 2500 cols
[2024-06-02 18:53:28] [INFO ] Computed 1000 invariants in 42 ms
[2024-06-02 18:53:29] [INFO ] Implicit Places using invariants in 1492 ms returned []
[2024-06-02 18:53:29] [INFO ] Invariant cache hit.
[2024-06-02 18:53:32] [INFO ] Implicit Places using invariants and state equation in 2652 ms returned []
Implicit Place search using SMT with State Equation took 4202 ms to find 0 implicit places.
Running 1500 sub problems to find dead transitions.
[2024-06-02 18:53:32] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/2000 variables, 2000/2000 constraints. Problems are: Problem set: 0 solved, 1500 unsolved
SMT process timed out in 31120ms, After SMT, problems are : Problem set: 0 solved, 1500 unsolved
Search for dead transitions found 0 dead transitions in 31203ms
Finished structural reductions in LTL mode , in 1 iterations and 35503 ms. Remains : 2500/2500 places, 2500/2500 transitions.
Support contains 2500 out of 2500 places after structural reductions.
[2024-06-02 18:54:04] [INFO ] Flatten gal took : 449 ms
[2024-06-02 18:54:06] [INFO ] Flatten gal took : 362 ms
[2024-06-02 18:54:08] [INFO ] Input system was already deterministic with 2500 transitions.
Reduction of identical properties reduced properties to check from 80 to 76
RANDOM walk for 40000 steps (8 resets) in 9270 ms. (4 steps per ms) remains 10/76 properties
BEST_FIRST walk for 40004 steps (8 resets) in 5252 ms. (7 steps per ms) remains 10/10 properties
BEST_FIRST walk for 40004 steps (8 resets) in 14078 ms. (2 steps per ms) remains 10/10 properties
BEST_FIRST walk for 40004 steps (8 resets) in 4943 ms. (8 steps per ms) remains 10/10 properties
BEST_FIRST walk for 40004 steps (8 resets) in 9153 ms. (4 steps per ms) remains 10/10 properties
BEST_FIRST walk for 40004 steps (8 resets) in 10313 ms. (3 steps per ms) remains 10/10 properties
BEST_FIRST walk for 40004 steps (8 resets) in 11373 ms. (3 steps per ms) remains 10/10 properties
BEST_FIRST walk for 40004 steps (8 resets) in 5805 ms. (6 steps per ms) remains 10/10 properties
BEST_FIRST walk for 40004 steps (8 resets) in 8253 ms. (4 steps per ms) remains 10/10 properties
BEST_FIRST walk for 40004 steps (8 resets) in 8618 ms. (4 steps per ms) remains 10/10 properties
BEST_FIRST walk for 40004 steps (8 resets) in 869 ms. (45 steps per ms) remains 9/10 properties
[2024-06-02 18:54:32] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/2500 variables, 2500/2500 constraints. Problems are: Problem set: 0 solved, 9 unsolved
Problem AtomicPropp11 is UNSAT
Problem AtomicPropp12 is UNSAT
Solver is answering 'unknown', stopping.
After SMT solving in domain Real declared 2500/5000 variables, and 3500 constraints, problems are : Problem set: 2 solved, 7 unsolved in 5011 ms.
Refiners :[Domain max(s): 2500/2500 constraints, Positive P Invariants (semi-flows): 1000/1000 constraints, State Equation: 0/2500 constraints, PredecessorRefiner: 0/0 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 2 solved, 7 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/2000 variables, 2000/2000 constraints. Problems are: Problem set: 2 solved, 7 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/2000 variables, 0/2000 constraints. Problems are: Problem set: 2 solved, 7 unsolved
At refinement iteration 2 (OVERLAPS) 500/2500 variables, 1000/3000 constraints. Problems are: Problem set: 2 solved, 7 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/2500 variables, 500/3500 constraints. Problems are: Problem set: 2 solved, 7 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Int declared 2500/5000 variables, and 3500 constraints, problems are : Problem set: 2 solved, 7 unsolved in 5009 ms.
Refiners :[Domain max(s): 2500/2500 constraints, Positive P Invariants (semi-flows): 1000/1000 constraints, State Equation: 0/2500 constraints, PredecessorRefiner: 7/0 constraints, Known Traps: 0/0 constraints]
After SMT, in 22606ms problems are : Problem set: 2 solved, 7 unsolved
Skipping Parikh replay, no witness traces provided.
Support contains 2000 out of 2500 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 2500/2500 places, 2500/2500 transitions.
Applied a total of 0 rules in 137 ms. Remains 2500 /2500 variables (removed 0) and now considering 2500/2500 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 138 ms. Remains : 2500/2500 places, 2500/2500 transitions.
RANDOM walk for 40000 steps (8 resets) in 3609 ms. (11 steps per ms) remains 7/7 properties
BEST_FIRST walk for 40004 steps (8 resets) in 4837 ms. (8 steps per ms) remains 7/7 properties
BEST_FIRST walk for 40004 steps (8 resets) in 12794 ms. (3 steps per ms) remains 7/7 properties
BEST_FIRST walk for 40004 steps (8 resets) in 4796 ms. (8 steps per ms) remains 7/7 properties
BEST_FIRST walk for 40004 steps (8 resets) in 9259 ms. (4 steps per ms) remains 7/7 properties
BEST_FIRST walk for 40004 steps (8 resets) in 5848 ms. (6 steps per ms) remains 7/7 properties
BEST_FIRST walk for 40004 steps (8 resets) in 8238 ms. (4 steps per ms) remains 7/7 properties
BEST_FIRST walk for 40004 steps (8 resets) in 8514 ms. (4 steps per ms) remains 7/7 properties
Finished probabilistic random walk after 360285 steps, run visited all 7 properties in 40609 ms. (steps per millisecond=8 )
Probabilistic random walk after 360285 steps, saw 358724 distinct states, run finished after 40629 ms. (steps per millisecond=8 ) properties seen :7
Successfully simplified 2 atomic propositions for a total of 16 simplifications.
[2024-06-02 18:55:50] [INFO ] Flatten gal took : 225 ms
[2024-06-02 18:55:52] [INFO ] Flatten gal took : 293 ms
[2024-06-02 18:55:54] [INFO ] Input system was already deterministic with 2500 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 2500/2500 places, 2500/2500 transitions.
Applied a total of 0 rules in 78 ms. Remains 2500 /2500 variables (removed 0) and now considering 2500/2500 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 79 ms. Remains : 2500/2500 places, 2500/2500 transitions.
[2024-06-02 18:55:54] [INFO ] Flatten gal took : 96 ms
[2024-06-02 18:55:54] [INFO ] Flatten gal took : 94 ms
[2024-06-02 18:55:54] [INFO ] Input system was already deterministic with 2500 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2500/2500 places, 2500/2500 transitions.
Applied a total of 0 rules in 144 ms. Remains 2500 /2500 variables (removed 0) and now considering 2500/2500 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 145 ms. Remains : 2500/2500 places, 2500/2500 transitions.
[2024-06-02 18:55:55] [INFO ] Flatten gal took : 90 ms
[2024-06-02 18:55:55] [INFO ] Flatten gal took : 109 ms
[2024-06-02 18:55:55] [INFO ] Input system was already deterministic with 2500 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2500/2500 places, 2500/2500 transitions.
Applied a total of 0 rules in 16 ms. Remains 2500 /2500 variables (removed 0) and now considering 2500/2500 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 17 ms. Remains : 2500/2500 places, 2500/2500 transitions.
[2024-06-02 18:55:55] [INFO ] Flatten gal took : 108 ms
[2024-06-02 18:55:56] [INFO ] Flatten gal took : 151 ms
[2024-06-02 18:55:56] [INFO ] Input system was already deterministic with 2500 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2500/2500 places, 2500/2500 transitions.
Applied a total of 0 rules in 134 ms. Remains 2500 /2500 variables (removed 0) and now considering 2500/2500 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 135 ms. Remains : 2500/2500 places, 2500/2500 transitions.
[2024-06-02 18:55:56] [INFO ] Flatten gal took : 82 ms
[2024-06-02 18:55:56] [INFO ] Flatten gal took : 96 ms
[2024-06-02 18:55:57] [INFO ] Input system was already deterministic with 2500 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2500/2500 places, 2500/2500 transitions.
Applied a total of 0 rules in 23 ms. Remains 2500 /2500 variables (removed 0) and now considering 2500/2500 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 24 ms. Remains : 2500/2500 places, 2500/2500 transitions.
[2024-06-02 18:55:57] [INFO ] Flatten gal took : 93 ms
[2024-06-02 18:55:57] [INFO ] Flatten gal took : 127 ms
[2024-06-02 18:55:57] [INFO ] Input system was already deterministic with 2500 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 2500/2500 places, 2500/2500 transitions.
Applied a total of 0 rules in 70 ms. Remains 2500 /2500 variables (removed 0) and now considering 2500/2500 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 71 ms. Remains : 2500/2500 places, 2500/2500 transitions.
[2024-06-02 18:55:57] [INFO ] Flatten gal took : 85 ms
[2024-06-02 18:55:58] [INFO ] Flatten gal took : 109 ms
[2024-06-02 18:55:58] [INFO ] Input system was already deterministic with 2500 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2500/2500 places, 2500/2500 transitions.
Applied a total of 0 rules in 21 ms. Remains 2500 /2500 variables (removed 0) and now considering 2500/2500 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 30 ms. Remains : 2500/2500 places, 2500/2500 transitions.
[2024-06-02 18:55:58] [INFO ] Flatten gal took : 83 ms
[2024-06-02 18:55:58] [INFO ] Flatten gal took : 101 ms
[2024-06-02 18:55:58] [INFO ] Input system was already deterministic with 2500 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2500/2500 places, 2500/2500 transitions.
Applied a total of 0 rules in 52 ms. Remains 2500 /2500 variables (removed 0) and now considering 2500/2500 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 52 ms. Remains : 2500/2500 places, 2500/2500 transitions.
[2024-06-02 18:55:59] [INFO ] Flatten gal took : 76 ms
[2024-06-02 18:55:59] [INFO ] Flatten gal took : 96 ms
[2024-06-02 18:55:59] [INFO ] Input system was already deterministic with 2500 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2500/2500 places, 2500/2500 transitions.
Applied a total of 0 rules in 143 ms. Remains 2500 /2500 variables (removed 0) and now considering 2500/2500 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 143 ms. Remains : 2500/2500 places, 2500/2500 transitions.
[2024-06-02 18:55:59] [INFO ] Flatten gal took : 74 ms
[2024-06-02 18:55:59] [INFO ] Flatten gal took : 84 ms
[2024-06-02 18:55:59] [INFO ] Input system was already deterministic with 2500 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2500/2500 places, 2500/2500 transitions.
Applied a total of 0 rules in 129 ms. Remains 2500 /2500 variables (removed 0) and now considering 2500/2500 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 129 ms. Remains : 2500/2500 places, 2500/2500 transitions.
[2024-06-02 18:56:00] [INFO ] Flatten gal took : 73 ms
[2024-06-02 18:56:00] [INFO ] Flatten gal took : 84 ms
[2024-06-02 18:56:00] [INFO ] Input system was already deterministic with 2500 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2500/2500 places, 2500/2500 transitions.
Applied a total of 0 rules in 99 ms. Remains 2500 /2500 variables (removed 0) and now considering 2500/2500 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 99 ms. Remains : 2500/2500 places, 2500/2500 transitions.
[2024-06-02 18:56:00] [INFO ] Flatten gal took : 63 ms
[2024-06-02 18:56:00] [INFO ] Flatten gal took : 72 ms
[2024-06-02 18:56:00] [INFO ] Input system was already deterministic with 2500 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2500/2500 places, 2500/2500 transitions.
Applied a total of 0 rules in 97 ms. Remains 2500 /2500 variables (removed 0) and now considering 2500/2500 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 97 ms. Remains : 2500/2500 places, 2500/2500 transitions.
[2024-06-02 18:56:01] [INFO ] Flatten gal took : 62 ms
[2024-06-02 18:56:01] [INFO ] Flatten gal took : 67 ms
[2024-06-02 18:56:01] [INFO ] Input system was already deterministic with 2500 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2500/2500 places, 2500/2500 transitions.
Applied a total of 0 rules in 98 ms. Remains 2500 /2500 variables (removed 0) and now considering 2500/2500 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 99 ms. Remains : 2500/2500 places, 2500/2500 transitions.
[2024-06-02 18:56:01] [INFO ] Flatten gal took : 62 ms
[2024-06-02 18:56:01] [INFO ] Flatten gal took : 74 ms
[2024-06-02 18:56:01] [INFO ] Input system was already deterministic with 2500 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2500/2500 places, 2500/2500 transitions.
Applied a total of 0 rules in 97 ms. Remains 2500 /2500 variables (removed 0) and now considering 2500/2500 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 98 ms. Remains : 2500/2500 places, 2500/2500 transitions.
[2024-06-02 18:56:01] [INFO ] Flatten gal took : 60 ms
[2024-06-02 18:56:01] [INFO ] Flatten gal took : 73 ms
[2024-06-02 18:56:02] [INFO ] Input system was already deterministic with 2500 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2500/2500 places, 2500/2500 transitions.
Applied a total of 0 rules in 98 ms. Remains 2500 /2500 variables (removed 0) and now considering 2500/2500 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 98 ms. Remains : 2500/2500 places, 2500/2500 transitions.
[2024-06-02 18:56:02] [INFO ] Flatten gal took : 60 ms
[2024-06-02 18:56:02] [INFO ] Flatten gal took : 71 ms
[2024-06-02 18:56:02] [INFO ] Input system was already deterministic with 2500 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2500/2500 places, 2500/2500 transitions.
Applied a total of 0 rules in 97 ms. Remains 2500 /2500 variables (removed 0) and now considering 2500/2500 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 98 ms. Remains : 2500/2500 places, 2500/2500 transitions.
[2024-06-02 18:56:02] [INFO ] Flatten gal took : 61 ms
[2024-06-02 18:56:02] [INFO ] Flatten gal took : 72 ms
[2024-06-02 18:56:02] [INFO ] Input system was already deterministic with 2500 transitions.
[2024-06-02 18:56:03] [INFO ] Flatten gal took : 220 ms
[2024-06-02 18:56:04] [INFO ] Flatten gal took : 217 ms
[2024-06-02 18:56:05] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 137 ms.
[2024-06-02 18:56:05] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 2500 places, 2500 transitions and 8000 arcs took 21 ms.
Total runtime 159696 ms.
There are residual formulas that ITS could not solve within timeout
Usage: pnml2lts-sym [-gvqh] [--order=]
[--mu-opt] [--saturation=]
[--sat-granularity=] [--save-sat-levels]
[--guidance=] [-d|--deadlock]
[--action=] [-i|--invariant=STRING] [-n|--no-exit]
[--trace=] [--type=]
[--mu=.mu] [--ctl-star=.ctl]
[--ctl=.ctl] [--ltl=.ltl] [--dot=STRING]
[--save-levels=STRING] [--pg-solve] [--attr=]
[--saturating-attractor] [--write-strategy=.spg]
[--check-strategy] [--interactive-play] [--player]
[--pg-write=.spg] [--no-matrix] [--noack=<1|2>]
[--edge-label=] [--labels] [-m|--matrix]
[--mucalc=.mcf|] [-c|--cache]
[--allow-undefined-edges] [--allow-undefined-values]
[-p|--por= (default: heur)]
[--weak=[valmari] (default: uses stronger left-commutativity)]
[--leap] [-r|--regroup=<(T,)+>] [--sloan-w1=] [--sloan-w2=]
[--cw-max-cols=] [--cw-max-rows=] [--col-ins=<(C.C',)+>]
[--mh-timeout=] [--row-perm=<(R,)+>] [--col-perm=<(C,)+>]
[--graph-metrics] [--regroup-exit] [--regroup-time]
[-g|--pins-guards] [--vset=] [--ldd32-step=]
[--ldd32-cache=] [--ldd-step=] [--ldd-cache=]
[--cache-ratio=] [--max-increase=]
[--min-free-nodes=] [--fdd-bits=]
[--fdd-reorder=]
[--vset-cache-diff=] [--no-soundness-check] [--precise]
[--next-union] [--peak-nodes] [--maxsum=]
[--block-size=] [--cluster-size=] [-v] [-q]
[--debug=] [--stats] [--where] [--when]
[--timeout=INT] [--version] [-h|--help] [--usage]
[OPTIONS] []
Could not compute solution for formula : Philosophers-PT-000500-CTLFireability-2024-00
Could not compute solution for formula : Philosophers-PT-000500-CTLFireability-2024-01
Could not compute solution for formula : Philosophers-PT-000500-CTLFireability-2024-02
Could not compute solution for formula : Philosophers-PT-000500-CTLFireability-2024-03
Could not compute solution for formula : Philosophers-PT-000500-CTLFireability-2024-04
Could not compute solution for formula : Philosophers-PT-000500-CTLFireability-2024-05
Could not compute solution for formula : Philosophers-PT-000500-CTLFireability-2024-06
Could not compute solution for formula : Philosophers-PT-000500-CTLFireability-2024-07
Could not compute solution for formula : Philosophers-PT-000500-CTLFireability-2024-08
Could not compute solution for formula : Philosophers-PT-000500-CTLFireability-2024-09
Could not compute solution for formula : Philosophers-PT-000500-CTLFireability-2024-10
Could not compute solution for formula : Philosophers-PT-000500-CTLFireability-2024-11
Could not compute solution for formula : Philosophers-PT-000500-CTLFireability-2024-12
Could not compute solution for formula : Philosophers-PT-000500-CTLFireability-2024-13
Could not compute solution for formula : Philosophers-PT-000500-CTLFireability-2024-14
Could not compute solution for formula : Philosophers-PT-000500-CTLFireability-2024-15

BK_STOP 1717354568346

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2024
ctl formula name Philosophers-PT-000500-CTLFireability-2024-00
ctl formula formula --ctl=/tmp/540/ctl_0_
ctl formula name Philosophers-PT-000500-CTLFireability-2024-01
ctl formula formula --ctl=/tmp/540/ctl_1_
ctl formula name Philosophers-PT-000500-CTLFireability-2024-02
ctl formula formula --ctl=/tmp/540/ctl_2_
ctl formula name Philosophers-PT-000500-CTLFireability-2024-03
ctl formula formula --ctl=/tmp/540/ctl_3_
ctl formula name Philosophers-PT-000500-CTLFireability-2024-04
ctl formula formula --ctl=/tmp/540/ctl_4_
ctl formula name Philosophers-PT-000500-CTLFireability-2024-05
ctl formula formula --ctl=/tmp/540/ctl_5_
ctl formula name Philosophers-PT-000500-CTLFireability-2024-06
ctl formula formula --ctl=/tmp/540/ctl_6_
ctl formula name Philosophers-PT-000500-CTLFireability-2024-07
ctl formula formula --ctl=/tmp/540/ctl_7_
ctl formula name Philosophers-PT-000500-CTLFireability-2024-08
ctl formula formula --ctl=/tmp/540/ctl_8_
ctl formula name Philosophers-PT-000500-CTLFireability-2024-09
ctl formula formula --ctl=/tmp/540/ctl_9_
ctl formula name Philosophers-PT-000500-CTLFireability-2024-10
ctl formula formula --ctl=/tmp/540/ctl_10_
ctl formula name Philosophers-PT-000500-CTLFireability-2024-11
ctl formula formula --ctl=/tmp/540/ctl_11_
ctl formula name Philosophers-PT-000500-CTLFireability-2024-12
ctl formula formula --ctl=/tmp/540/ctl_12_
ctl formula name Philosophers-PT-000500-CTLFireability-2024-13
ctl formula formula --ctl=/tmp/540/ctl_13_
ctl formula name Philosophers-PT-000500-CTLFireability-2024-14
ctl formula formula --ctl=/tmp/540/ctl_14_
ctl formula name Philosophers-PT-000500-CTLFireability-2024-15
ctl formula formula --ctl=/tmp/540/ctl_15_
pnml2lts-sym, ** error **: unknown vector set implementation lddmc

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Philosophers-PT-000500"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is Philosophers-PT-000500, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r512-smll-171654407800530"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Philosophers-PT-000500.tgz
mv Philosophers-PT-000500 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;