fond
Model Checking Contest 2024
14th edition, Geneva, Switzerland, June 25, 2024
Execution of r512-smll-171654407800506
Last Updated
July 7, 2024

About the Execution of LTSMin+red for Philosophers-PT-000050

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
341.371 27364.00 48124.00 249.30 [undef] Cannot compute

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r512-smll-171654407800506.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is Philosophers-PT-000050, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r512-smll-171654407800506
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.3M
-rw-r--r-- 1 mcc users 60K Apr 13 10:00 CTLCardinality.txt
-rw-r--r-- 1 mcc users 389K Apr 13 10:00 CTLCardinality.xml
-rw-r--r-- 1 mcc users 34K Apr 13 09:53 CTLFireability.txt
-rw-r--r-- 1 mcc users 229K Apr 13 09:53 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 31K Apr 23 07:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 133K Apr 23 07:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 18K Apr 23 07:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 93K Apr 23 07:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 50K Apr 13 10:09 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 291K Apr 13 10:09 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 102K Apr 13 10:07 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 720K Apr 13 10:07 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 6.0K Apr 23 07:43 UpperBounds.txt
-rw-r--r-- 1 mcc users 16K Apr 23 07:43 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 109K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Philosophers-PT-000050-CTLFireability-2024-00
FORMULA_NAME Philosophers-PT-000050-CTLFireability-2024-01
FORMULA_NAME Philosophers-PT-000050-CTLFireability-2024-02
FORMULA_NAME Philosophers-PT-000050-CTLFireability-2024-03
FORMULA_NAME Philosophers-PT-000050-CTLFireability-2024-04
FORMULA_NAME Philosophers-PT-000050-CTLFireability-2024-05
FORMULA_NAME Philosophers-PT-000050-CTLFireability-2024-06
FORMULA_NAME Philosophers-PT-000050-CTLFireability-2024-07
FORMULA_NAME Philosophers-PT-000050-CTLFireability-2024-08
FORMULA_NAME Philosophers-PT-000050-CTLFireability-2024-09
FORMULA_NAME Philosophers-PT-000050-CTLFireability-2024-10
FORMULA_NAME Philosophers-PT-000050-CTLFireability-2024-11
FORMULA_NAME Philosophers-PT-000050-CTLFireability-2024-12
FORMULA_NAME Philosophers-PT-000050-CTLFireability-2024-13
FORMULA_NAME Philosophers-PT-000050-CTLFireability-2024-14
FORMULA_NAME Philosophers-PT-000050-CTLFireability-2024-15

=== Now, execution of the tool begins

BK_START 1717346224219

Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Philosophers-PT-000050
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-06-02 16:37:06] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-06-02 16:37:06] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-06-02 16:37:07] [INFO ] Load time of PNML (sax parser for PT used): 169 ms
[2024-06-02 16:37:07] [INFO ] Transformed 250 places.
[2024-06-02 16:37:07] [INFO ] Transformed 250 transitions.
[2024-06-02 16:37:07] [INFO ] Found NUPN structural information;
[2024-06-02 16:37:07] [INFO ] Parsed PT model containing 250 places and 250 transitions and 800 arcs in 392 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 74 ms.
Support contains 250 out of 250 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 250/250 places, 250/250 transitions.
Applied a total of 0 rules in 25 ms. Remains 250 /250 variables (removed 0) and now considering 250/250 (removed 0) transitions.
// Phase 1: matrix 250 rows 250 cols
[2024-06-02 16:37:07] [INFO ] Computed 100 invariants in 22 ms
[2024-06-02 16:37:08] [INFO ] Implicit Places using invariants in 477 ms returned []
[2024-06-02 16:37:08] [INFO ] Invariant cache hit.
[2024-06-02 16:37:08] [INFO ] Implicit Places using invariants and state equation in 460 ms returned []
Implicit Place search using SMT with State Equation took 1081 ms to find 0 implicit places.
Running 150 sub problems to find dead transitions.
[2024-06-02 16:37:08] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/200 variables, 200/200 constraints. Problems are: Problem set: 0 solved, 150 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/200 variables, 50/250 constraints. Problems are: Problem set: 0 solved, 150 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/200 variables, 0/250 constraints. Problems are: Problem set: 0 solved, 150 unsolved
At refinement iteration 3 (OVERLAPS) 50/250 variables, 50/300 constraints. Problems are: Problem set: 0 solved, 150 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/250 variables, 50/350 constraints. Problems are: Problem set: 0 solved, 150 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/250 variables, 0/350 constraints. Problems are: Problem set: 0 solved, 150 unsolved
At refinement iteration 6 (OVERLAPS) 250/500 variables, 250/600 constraints. Problems are: Problem set: 0 solved, 150 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/500 variables, 0/600 constraints. Problems are: Problem set: 0 solved, 150 unsolved
At refinement iteration 8 (OVERLAPS) 0/500 variables, 0/600 constraints. Problems are: Problem set: 0 solved, 150 unsolved
No progress, stopping.
After SMT solving in domain Real declared 500/500 variables, and 600 constraints, problems are : Problem set: 0 solved, 150 unsolved in 9216 ms.
Refiners :[Domain max(s): 250/250 constraints, Positive P Invariants (semi-flows): 100/100 constraints, State Equation: 250/250 constraints, PredecessorRefiner: 150/150 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 150 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/200 variables, 200/200 constraints. Problems are: Problem set: 0 solved, 150 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/200 variables, 50/250 constraints. Problems are: Problem set: 0 solved, 150 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/200 variables, 0/250 constraints. Problems are: Problem set: 0 solved, 150 unsolved
At refinement iteration 3 (OVERLAPS) 50/250 variables, 50/300 constraints. Problems are: Problem set: 0 solved, 150 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/250 variables, 50/350 constraints. Problems are: Problem set: 0 solved, 150 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/250 variables, 0/350 constraints. Problems are: Problem set: 0 solved, 150 unsolved
At refinement iteration 6 (OVERLAPS) 250/500 variables, 250/600 constraints. Problems are: Problem set: 0 solved, 150 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/500 variables, 150/750 constraints. Problems are: Problem set: 0 solved, 150 unsolved
At refinement iteration 8 (INCLUDED_ONLY) 0/500 variables, 0/750 constraints. Problems are: Problem set: 0 solved, 150 unsolved
At refinement iteration 9 (OVERLAPS) 0/500 variables, 0/750 constraints. Problems are: Problem set: 0 solved, 150 unsolved
No progress, stopping.
After SMT solving in domain Int declared 500/500 variables, and 750 constraints, problems are : Problem set: 0 solved, 150 unsolved in 9253 ms.
Refiners :[Domain max(s): 250/250 constraints, Positive P Invariants (semi-flows): 100/100 constraints, State Equation: 250/250 constraints, PredecessorRefiner: 150/150 constraints, Known Traps: 0/0 constraints]
After SMT, in 18647ms problems are : Problem set: 0 solved, 150 unsolved
Search for dead transitions found 0 dead transitions in 18681ms
Finished structural reductions in LTL mode , in 1 iterations and 19830 ms. Remains : 250/250 places, 250/250 transitions.
Support contains 250 out of 250 places after structural reductions.
[2024-06-02 16:37:27] [INFO ] Flatten gal took : 145 ms
[2024-06-02 16:37:28] [INFO ] Flatten gal took : 48 ms
[2024-06-02 16:37:28] [INFO ] Input system was already deterministic with 250 transitions.
Reduction of identical properties reduced properties to check from 41 to 33
RANDOM walk for 19751 steps (7 resets) in 845 ms. (23 steps per ms) remains 0/33 properties
[2024-06-02 16:37:28] [INFO ] Flatten gal took : 28 ms
[2024-06-02 16:37:29] [INFO ] Flatten gal took : 39 ms
[2024-06-02 16:37:29] [INFO ] Input system was already deterministic with 250 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 250/250 places, 250/250 transitions.
Applied a total of 0 rules in 3 ms. Remains 250 /250 variables (removed 0) and now considering 250/250 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 250/250 places, 250/250 transitions.
[2024-06-02 16:37:29] [INFO ] Flatten gal took : 21 ms
[2024-06-02 16:37:29] [INFO ] Flatten gal took : 25 ms
[2024-06-02 16:37:29] [INFO ] Input system was already deterministic with 250 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 250/250 places, 250/250 transitions.
Applied a total of 0 rules in 20 ms. Remains 250 /250 variables (removed 0) and now considering 250/250 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 20 ms. Remains : 250/250 places, 250/250 transitions.
[2024-06-02 16:37:29] [INFO ] Flatten gal took : 24 ms
[2024-06-02 16:37:29] [INFO ] Flatten gal took : 30 ms
[2024-06-02 16:37:29] [INFO ] Input system was already deterministic with 250 transitions.
Starting structural reductions in LTL mode, iteration 0 : 250/250 places, 250/250 transitions.
Applied a total of 0 rules in 3 ms. Remains 250 /250 variables (removed 0) and now considering 250/250 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 250/250 places, 250/250 transitions.
[2024-06-02 16:37:29] [INFO ] Flatten gal took : 23 ms
[2024-06-02 16:37:29] [INFO ] Flatten gal took : 26 ms
[2024-06-02 16:37:29] [INFO ] Input system was already deterministic with 250 transitions.
Starting structural reductions in LTL mode, iteration 0 : 250/250 places, 250/250 transitions.
Applied a total of 0 rules in 3 ms. Remains 250 /250 variables (removed 0) and now considering 250/250 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 250/250 places, 250/250 transitions.
[2024-06-02 16:37:29] [INFO ] Flatten gal took : 20 ms
[2024-06-02 16:37:29] [INFO ] Flatten gal took : 24 ms
[2024-06-02 16:37:29] [INFO ] Input system was already deterministic with 250 transitions.
Starting structural reductions in LTL mode, iteration 0 : 250/250 places, 250/250 transitions.
Applied a total of 0 rules in 3 ms. Remains 250 /250 variables (removed 0) and now considering 250/250 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 250/250 places, 250/250 transitions.
[2024-06-02 16:37:29] [INFO ] Flatten gal took : 20 ms
[2024-06-02 16:37:29] [INFO ] Flatten gal took : 23 ms
[2024-06-02 16:37:29] [INFO ] Input system was already deterministic with 250 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 250/250 places, 250/250 transitions.
Applied a total of 0 rules in 7 ms. Remains 250 /250 variables (removed 0) and now considering 250/250 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 7 ms. Remains : 250/250 places, 250/250 transitions.
[2024-06-02 16:37:29] [INFO ] Flatten gal took : 11 ms
[2024-06-02 16:37:29] [INFO ] Flatten gal took : 14 ms
[2024-06-02 16:37:29] [INFO ] Input system was already deterministic with 250 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 250/250 places, 250/250 transitions.
Applied a total of 0 rules in 22 ms. Remains 250 /250 variables (removed 0) and now considering 250/250 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 23 ms. Remains : 250/250 places, 250/250 transitions.
[2024-06-02 16:37:30] [INFO ] Flatten gal took : 11 ms
[2024-06-02 16:37:30] [INFO ] Flatten gal took : 11 ms
[2024-06-02 16:37:30] [INFO ] Input system was already deterministic with 250 transitions.
Starting structural reductions in LTL mode, iteration 0 : 250/250 places, 250/250 transitions.
Applied a total of 0 rules in 1 ms. Remains 250 /250 variables (removed 0) and now considering 250/250 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 250/250 places, 250/250 transitions.
[2024-06-02 16:37:30] [INFO ] Flatten gal took : 9 ms
[2024-06-02 16:37:30] [INFO ] Flatten gal took : 11 ms
[2024-06-02 16:37:30] [INFO ] Input system was already deterministic with 250 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 250/250 places, 250/250 transitions.
Performed 44 Post agglomeration using F-continuation condition.Transition count delta: 44
Deduced a syphon composed of 44 places in 0 ms
Reduce places removed 44 places and 0 transitions.
Iterating global reduction 0 with 88 rules applied. Total rules applied 88 place count 206 transition count 206
Applied a total of 88 rules in 58 ms. Remains 206 /250 variables (removed 44) and now considering 206/250 (removed 44) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 58 ms. Remains : 206/250 places, 206/250 transitions.
[2024-06-02 16:37:30] [INFO ] Flatten gal took : 7 ms
[2024-06-02 16:37:30] [INFO ] Flatten gal took : 8 ms
[2024-06-02 16:37:30] [INFO ] Input system was already deterministic with 206 transitions.
Starting structural reductions in LTL mode, iteration 0 : 250/250 places, 250/250 transitions.
Applied a total of 0 rules in 6 ms. Remains 250 /250 variables (removed 0) and now considering 250/250 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 250/250 places, 250/250 transitions.
[2024-06-02 16:37:30] [INFO ] Flatten gal took : 9 ms
[2024-06-02 16:37:30] [INFO ] Flatten gal took : 10 ms
[2024-06-02 16:37:30] [INFO ] Input system was already deterministic with 250 transitions.
Starting structural reductions in LTL mode, iteration 0 : 250/250 places, 250/250 transitions.
Applied a total of 0 rules in 5 ms. Remains 250 /250 variables (removed 0) and now considering 250/250 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 250/250 places, 250/250 transitions.
[2024-06-02 16:37:30] [INFO ] Flatten gal took : 8 ms
[2024-06-02 16:37:30] [INFO ] Flatten gal took : 8 ms
[2024-06-02 16:37:30] [INFO ] Input system was already deterministic with 250 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 250/250 places, 250/250 transitions.
Performed 48 Post agglomeration using F-continuation condition.Transition count delta: 48
Deduced a syphon composed of 48 places in 0 ms
Reduce places removed 48 places and 0 transitions.
Iterating global reduction 0 with 96 rules applied. Total rules applied 96 place count 202 transition count 202
Applied a total of 96 rules in 42 ms. Remains 202 /250 variables (removed 48) and now considering 202/250 (removed 48) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 43 ms. Remains : 202/250 places, 202/250 transitions.
[2024-06-02 16:37:30] [INFO ] Flatten gal took : 6 ms
[2024-06-02 16:37:30] [INFO ] Flatten gal took : 6 ms
[2024-06-02 16:37:30] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 250/250 places, 250/250 transitions.
Applied a total of 0 rules in 4 ms. Remains 250 /250 variables (removed 0) and now considering 250/250 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 250/250 places, 250/250 transitions.
[2024-06-02 16:37:30] [INFO ] Flatten gal took : 7 ms
[2024-06-02 16:37:30] [INFO ] Flatten gal took : 8 ms
[2024-06-02 16:37:30] [INFO ] Input system was already deterministic with 250 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 250/250 places, 250/250 transitions.
Performed 48 Post agglomeration using F-continuation condition.Transition count delta: 48
Deduced a syphon composed of 48 places in 1 ms
Reduce places removed 48 places and 0 transitions.
Iterating global reduction 0 with 96 rules applied. Total rules applied 96 place count 202 transition count 202
Applied a total of 96 rules in 18 ms. Remains 202 /250 variables (removed 48) and now considering 202/250 (removed 48) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 18 ms. Remains : 202/250 places, 202/250 transitions.
[2024-06-02 16:37:30] [INFO ] Flatten gal took : 5 ms
[2024-06-02 16:37:30] [INFO ] Flatten gal took : 6 ms
[2024-06-02 16:37:30] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 250/250 places, 250/250 transitions.
Applied a total of 0 rules in 5 ms. Remains 250 /250 variables (removed 0) and now considering 250/250 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 250/250 places, 250/250 transitions.
[2024-06-02 16:37:30] [INFO ] Flatten gal took : 7 ms
[2024-06-02 16:37:30] [INFO ] Flatten gal took : 11 ms
[2024-06-02 16:37:30] [INFO ] Input system was already deterministic with 250 transitions.
Starting structural reductions in LTL mode, iteration 0 : 250/250 places, 250/250 transitions.
Applied a total of 0 rules in 5 ms. Remains 250 /250 variables (removed 0) and now considering 250/250 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 250/250 places, 250/250 transitions.
[2024-06-02 16:37:30] [INFO ] Flatten gal took : 8 ms
[2024-06-02 16:37:30] [INFO ] Flatten gal took : 8 ms
[2024-06-02 16:37:30] [INFO ] Input system was already deterministic with 250 transitions.
[2024-06-02 16:37:30] [INFO ] Flatten gal took : 26 ms
[2024-06-02 16:37:30] [INFO ] Flatten gal took : 24 ms
[2024-06-02 16:37:30] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 49 ms.
[2024-06-02 16:37:30] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 250 places, 250 transitions and 800 arcs took 7 ms.
Total runtime 24327 ms.
There are residual formulas that ITS could not solve within timeout
Usage: pnml2lts-sym [-gvqh] [--order=]
[--mu-opt] [--saturation=]
[--sat-granularity=] [--save-sat-levels]
[--guidance=] [-d|--deadlock]
[--action=] [-i|--invariant=STRING] [-n|--no-exit]
[--trace=] [--type=]
[--mu=.mu] [--ctl-star=.ctl]
[--ctl=.ctl] [--ltl=.ltl] [--dot=STRING]
[--save-levels=STRING] [--pg-solve] [--attr=]
[--saturating-attractor] [--write-strategy=.spg]
[--check-strategy] [--interactive-play] [--player]
[--pg-write=.spg] [--no-matrix] [--noack=<1|2>]
[--edge-label=] [--labels] [-m|--matrix]
[--mucalc=.mcf|] [-c|--cache]
[--allow-undefined-edges] [--allow-undefined-values]
[-p|--por= (default: heur)]
[--weak=[valmari] (default: uses stronger left-commutativity)]
[--leap] [-r|--regroup=<(T,)+>] [--sloan-w1=] [--sloan-w2=]
[--cw-max-cols=] [--cw-max-rows=] [--col-ins=<(C.C',)+>]
[--mh-timeout=] [--row-perm=<(R,)+>] [--col-perm=<(C,)+>]
[--graph-metrics] [--regroup-exit] [--regroup-time]
[-g|--pins-guards] [--vset=] [--ldd32-step=]
[--ldd32-cache=] [--ldd-step=] [--ldd-cache=]
[--cache-ratio=] [--max-increase=]
[--min-free-nodes=] [--fdd-bits=]
[--fdd-reorder=]
[--vset-cache-diff=] [--no-soundness-check] [--precise]
[--next-union] [--peak-nodes] [--maxsum=]
[--block-size=] [--cluster-size=] [-v] [-q]
[--debug=] [--stats] [--where] [--when]
[--timeout=INT] [--version] [-h|--help] [--usage]
[OPTIONS] []
Could not compute solution for formula : Philosophers-PT-000050-CTLFireability-2024-00
Could not compute solution for formula : Philosophers-PT-000050-CTLFireability-2024-01
Could not compute solution for formula : Philosophers-PT-000050-CTLFireability-2024-02
Could not compute solution for formula : Philosophers-PT-000050-CTLFireability-2024-03
Could not compute solution for formula : Philosophers-PT-000050-CTLFireability-2024-04
Could not compute solution for formula : Philosophers-PT-000050-CTLFireability-2024-05
Could not compute solution for formula : Philosophers-PT-000050-CTLFireability-2024-06
Could not compute solution for formula : Philosophers-PT-000050-CTLFireability-2024-07
Could not compute solution for formula : Philosophers-PT-000050-CTLFireability-2024-08
Could not compute solution for formula : Philosophers-PT-000050-CTLFireability-2024-09
Could not compute solution for formula : Philosophers-PT-000050-CTLFireability-2024-10
Could not compute solution for formula : Philosophers-PT-000050-CTLFireability-2024-11
Could not compute solution for formula : Philosophers-PT-000050-CTLFireability-2024-12
Could not compute solution for formula : Philosophers-PT-000050-CTLFireability-2024-13
Could not compute solution for formula : Philosophers-PT-000050-CTLFireability-2024-14
Could not compute solution for formula : Philosophers-PT-000050-CTLFireability-2024-15

BK_STOP 1717346251583

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2024
ctl formula name Philosophers-PT-000050-CTLFireability-2024-00
ctl formula formula --ctl=/tmp/518/ctl_0_
ctl formula name Philosophers-PT-000050-CTLFireability-2024-01
ctl formula formula --ctl=/tmp/518/ctl_1_
ctl formula name Philosophers-PT-000050-CTLFireability-2024-02
ctl formula formula --ctl=/tmp/518/ctl_2_
ctl formula name Philosophers-PT-000050-CTLFireability-2024-03
ctl formula formula --ctl=/tmp/518/ctl_3_
ctl formula name Philosophers-PT-000050-CTLFireability-2024-04
ctl formula formula --ctl=/tmp/518/ctl_4_
ctl formula name Philosophers-PT-000050-CTLFireability-2024-05
ctl formula formula --ctl=/tmp/518/ctl_5_
ctl formula name Philosophers-PT-000050-CTLFireability-2024-06
ctl formula formula --ctl=/tmp/518/ctl_6_
ctl formula name Philosophers-PT-000050-CTLFireability-2024-07
ctl formula formula --ctl=/tmp/518/ctl_7_
ctl formula name Philosophers-PT-000050-CTLFireability-2024-08
ctl formula formula --ctl=/tmp/518/ctl_8_
ctl formula name Philosophers-PT-000050-CTLFireability-2024-09
ctl formula formula --ctl=/tmp/518/ctl_9_
ctl formula name Philosophers-PT-000050-CTLFireability-2024-10
ctl formula formula --ctl=/tmp/518/ctl_10_
ctl formula name Philosophers-PT-000050-CTLFireability-2024-11
ctl formula formula --ctl=/tmp/518/ctl_11_
ctl formula name Philosophers-PT-000050-CTLFireability-2024-12
ctl formula formula --ctl=/tmp/518/ctl_12_
ctl formula name Philosophers-PT-000050-CTLFireability-2024-13
ctl formula formula --ctl=/tmp/518/ctl_13_
ctl formula name Philosophers-PT-000050-CTLFireability-2024-14
ctl formula formula --ctl=/tmp/518/ctl_14_
ctl formula name Philosophers-PT-000050-CTLFireability-2024-15
ctl formula formula --ctl=/tmp/518/ctl_15_
pnml2lts-sym, ** error **: unknown vector set implementation lddmc

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Philosophers-PT-000050"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is Philosophers-PT-000050, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r512-smll-171654407800506"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Philosophers-PT-000050.tgz
mv Philosophers-PT-000050 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;