Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r512-smll-171654407200234.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is Peterson-COL-6, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r512-smll-171654407200234
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 504K
-rw-r--r-- 1 mcc users 8.9K Apr 12 02:48 CTLCardinality.txt
-rw-r--r-- 1 mcc users 95K Apr 12 02:48 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Apr 12 02:33 CTLFireability.txt
-rw-r--r-- 1 mcc users 54K Apr 12 02:33 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 23 07:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.5K Apr 12 03:25 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 77K Apr 12 03:25 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 12 03:15 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 86K Apr 12 03:15 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 07:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_pt
-rw-r--r-- 1 mcc users 2 May 18 16:43 instance
-rw-r--r-- 1 mcc users 5 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 46K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Peterson-COL-6-CTLFireability-2024-00
FORMULA_NAME Peterson-COL-6-CTLFireability-2024-01
FORMULA_NAME Peterson-COL-6-CTLFireability-2024-02
FORMULA_NAME Peterson-COL-6-CTLFireability-2024-03
FORMULA_NAME Peterson-COL-6-CTLFireability-2024-04
FORMULA_NAME Peterson-COL-6-CTLFireability-2024-05
FORMULA_NAME Peterson-COL-6-CTLFireability-2024-06
FORMULA_NAME Peterson-COL-6-CTLFireability-2024-07
FORMULA_NAME Peterson-COL-6-CTLFireability-2024-08
FORMULA_NAME Peterson-COL-6-CTLFireability-2024-09
FORMULA_NAME Peterson-COL-6-CTLFireability-2024-10
FORMULA_NAME Peterson-COL-6-CTLFireability-2024-11
FORMULA_NAME Peterson-COL-6-CTLFireability-2024-12
FORMULA_NAME Peterson-COL-6-CTLFireability-2024-13
FORMULA_NAME Peterson-COL-6-CTLFireability-2024-14
FORMULA_NAME Peterson-COL-6-CTLFireability-2024-15

=== Now, execution of the tool begins

BK_START 1717262757792

Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Peterson-COL-6
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-06-01 17:26:00] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-06-01 17:26:00] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-06-01 17:26:00] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2024-06-01 17:26:01] [WARNING] Using fallBack plugin, rng conformance not checked
[2024-06-01 17:26:01] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 1280 ms
[2024-06-01 17:26:01] [INFO ] Imported 11 HL places and 14 HL transitions for a total of 1372 PT places and 2247.0 transition bindings in 41 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 39 ms.
[2024-06-01 17:26:02] [INFO ] Built PT skeleton of HLPN with 11 places and 14 transitions 42 arcs in 7 ms.
[2024-06-01 17:26:02] [INFO ] Skeletonized 7 HLPN properties in 4 ms. Removed 9 properties that had guard overlaps.
Computed a total of 2 stabilizing places and 0 stable transitions
Remains 4 properties that can be checked using skeleton over-approximation.
Reduce places removed 2 places and 0 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
RANDOM walk for 432 steps (0 resets) in 26 ms. (16 steps per ms) remains 0/7 properties
[2024-06-01 17:26:02] [INFO ] Flatten gal took : 26 ms
[2024-06-01 17:26:02] [INFO ] Flatten gal took : 6 ms
Domain [Process(7), Tour(6), Process(7)] of place BeginLoop breaks symmetries in sort Process
Arc [2:1*[$i, (MOD (ADD $j 1) 6)]] contains successor/predecessor on variables of sort Tour
Symmetric sort wr.t. initial and guards and successors and join/free detected :Bool
Arc [1:1*[$i, 0]] contains constants of sort Bool
Transition Ask : constants on arcs in [[1:1*[$i, 0]]] introduces in Bool(2) partition with 1 elements that refines current partition to 2 subsets.
[2024-06-01 17:26:02] [INFO ] Unfolded HLPN to a Petri net with 1372 places and 2114 transitions 6608 arcs in 146 ms.
[2024-06-01 17:26:02] [INFO ] Unfolded 16 HLPN properties in 16 ms.
Deduced a syphon composed of 42 places in 34 ms
Reduce places removed 42 places and 84 transitions.
Support contains 1330 out of 1330 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1330/1330 places, 2030/2030 transitions.
Applied a total of 0 rules in 37 ms. Remains 1330 /1330 variables (removed 0) and now considering 2030/2030 (removed 0) transitions.
[2024-06-01 17:26:02] [INFO ] Flow matrix only has 1820 transitions (discarded 210 similar events)
// Phase 1: matrix 1820 rows 1330 cols
[2024-06-01 17:26:02] [INFO ] Computed 27 invariants in 56 ms
[2024-06-01 17:26:03] [INFO ] Implicit Places using invariants in 688 ms returned []
[2024-06-01 17:26:03] [INFO ] Flow matrix only has 1820 transitions (discarded 210 similar events)
[2024-06-01 17:26:03] [INFO ] Invariant cache hit.
[2024-06-01 17:26:04] [INFO ] State equation strengthened by 330 read => feed constraints.
[2024-06-01 17:26:04] [INFO ] Implicit Places using invariants and state equation in 1379 ms returned []
Implicit Place search using SMT with State Equation took 2113 ms to find 0 implicit places.
Running 2023 sub problems to find dead transitions.
[2024-06-01 17:26:05] [INFO ] Flow matrix only has 1820 transitions (discarded 210 similar events)
[2024-06-01 17:26:05] [INFO ] Invariant cache hit.
[2024-06-01 17:26:05] [INFO ] State equation strengthened by 330 read => feed constraints.
At refinement iteration 0 (INCLUDED_ONLY) 0/1323 variables, 13/13 constraints. Problems are: Problem set: 0 solved, 2023 unsolved
SMT process timed out in 31365ms, After SMT, problems are : Problem set: 0 solved, 2023 unsolved
Search for dead transitions found 0 dead transitions in 31451ms
Finished structural reductions in LTL mode , in 1 iterations and 33645 ms. Remains : 1330/1330 places, 2030/2030 transitions.
Support contains 1330 out of 1330 places after structural reductions.
[2024-06-01 17:26:37] [INFO ] Flatten gal took : 411 ms
[2024-06-01 17:26:38] [INFO ] Flatten gal took : 253 ms
[2024-06-01 17:26:39] [INFO ] Input system was already deterministic with 2030 transitions.
Reduction of identical properties reduced properties to check from 42 to 37
RANDOM walk for 40000 steps (8 resets) in 7644 ms. (5 steps per ms) remains 4/37 properties
BEST_FIRST walk for 40004 steps (8 resets) in 933 ms. (42 steps per ms) remains 4/4 properties
BEST_FIRST walk for 40004 steps (8 resets) in 1716 ms. (23 steps per ms) remains 4/4 properties
BEST_FIRST walk for 40004 steps (8 resets) in 176 ms. (226 steps per ms) remains 4/4 properties
BEST_FIRST walk for 40004 steps (8 resets) in 2333 ms. (17 steps per ms) remains 4/4 properties
[2024-06-01 17:26:43] [INFO ] Flow matrix only has 1820 transitions (discarded 210 similar events)
[2024-06-01 17:26:43] [INFO ] Invariant cache hit.
[2024-06-01 17:26:43] [INFO ] State equation strengthened by 330 read => feed constraints.
Problem AtomicPropp34 is UNSAT
At refinement iteration 0 (INCLUDED_ONLY) 0/175 variables, 6/6 constraints. Problems are: Problem set: 1 solved, 3 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/175 variables, 0/6 constraints. Problems are: Problem set: 1 solved, 3 unsolved
At refinement iteration 2 (OVERLAPS) 1155/1330 variables, 14/20 constraints. Problems are: Problem set: 1 solved, 3 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/1330 variables, 7/27 constraints. Problems are: Problem set: 1 solved, 3 unsolved
[2024-06-01 17:26:47] [INFO ] Deduced a trap composed of 35 places in 1732 ms of which 171 ms to minimize.
At refinement iteration 4 (INCLUDED_ONLY) 0/1330 variables, 1/28 constraints. Problems are: Problem set: 1 solved, 3 unsolved
[2024-06-01 17:26:48] [INFO ] Deduced a trap composed of 146 places in 1472 ms of which 20 ms to minimize.
[2024-06-01 17:26:50] [INFO ] Deduced a trap composed of 224 places in 1526 ms of which 15 ms to minimize.
SMT process timed out in 6687ms, After SMT, problems are : Problem set: 1 solved, 3 unsolved
Skipping Parikh replay, no witness traces provided.
Support contains 175 out of 1330 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1330/1330 places, 2030/2030 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 576 transitions
Trivial Post-agglo rules discarded 576 transitions
Performed 576 trivial Post agglomeration. Transition count delta: 576
Iterating post reduction 0 with 576 rules applied. Total rules applied 576 place count 1330 transition count 1454
Reduce places removed 576 places and 0 transitions.
Iterating post reduction 1 with 576 rules applied. Total rules applied 1152 place count 754 transition count 1454
Performed 258 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 258 Pre rules applied. Total rules applied 1152 place count 754 transition count 1196
Deduced a syphon composed of 258 places in 4 ms
Reduce places removed 258 places and 0 transitions.
Iterating global reduction 2 with 516 rules applied. Total rules applied 1668 place count 496 transition count 1196
Applied a total of 1668 rules in 327 ms. Remains 496 /1330 variables (removed 834) and now considering 1196/2030 (removed 834) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 328 ms. Remains : 496/1330 places, 1196/2030 transitions.
RANDOM walk for 40000 steps (8 resets) in 796 ms. (50 steps per ms) remains 3/3 properties
BEST_FIRST walk for 40004 steps (8 resets) in 334 ms. (119 steps per ms) remains 3/3 properties
BEST_FIRST walk for 40004 steps (8 resets) in 1826 ms. (21 steps per ms) remains 3/3 properties
BEST_FIRST walk for 40004 steps (8 resets) in 230 ms. (173 steps per ms) remains 3/3 properties
Finished probabilistic random walk after 10541 steps, run visited all 3 properties in 212 ms. (steps per millisecond=49 )
Probabilistic random walk after 10541 steps, saw 7147 distinct states, run finished after 223 ms. (steps per millisecond=47 ) properties seen :3
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
Initial state reduction rules removed 1 formulas.
FORMULA Peterson-COL-6-CTLFireability-2024-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2024-06-01 17:26:52] [INFO ] Flatten gal took : 165 ms
[2024-06-01 17:26:52] [INFO ] Flatten gal took : 170 ms
[2024-06-01 17:26:53] [INFO ] Input system was already deterministic with 2030 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 1330/1330 places, 2030/2030 transitions.
Applied a total of 0 rules in 126 ms. Remains 1330 /1330 variables (removed 0) and now considering 2030/2030 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 127 ms. Remains : 1330/1330 places, 2030/2030 transitions.
[2024-06-01 17:26:54] [INFO ] Flatten gal took : 67 ms
[2024-06-01 17:26:54] [INFO ] Flatten gal took : 71 ms
[2024-06-01 17:26:54] [INFO ] Input system was already deterministic with 2030 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1330/1330 places, 2030/2030 transitions.
Performed 36 Post agglomeration using F-continuation condition.Transition count delta: 36
Iterating post reduction 0 with 36 rules applied. Total rules applied 36 place count 1330 transition count 1994
Reduce places removed 36 places and 0 transitions.
Iterating post reduction 1 with 36 rules applied. Total rules applied 72 place count 1294 transition count 1994
Applied a total of 72 rules in 127 ms. Remains 1294 /1330 variables (removed 36) and now considering 1994/2030 (removed 36) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 128 ms. Remains : 1294/1330 places, 1994/2030 transitions.
[2024-06-01 17:26:54] [INFO ] Flatten gal took : 60 ms
[2024-06-01 17:26:54] [INFO ] Flatten gal took : 70 ms
[2024-06-01 17:26:54] [INFO ] Input system was already deterministic with 1994 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1330/1330 places, 2030/2030 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 576 transitions
Trivial Post-agglo rules discarded 576 transitions
Performed 576 trivial Post agglomeration. Transition count delta: 576
Iterating post reduction 0 with 576 rules applied. Total rules applied 576 place count 1330 transition count 1454
Reduce places removed 576 places and 0 transitions.
Iterating post reduction 1 with 576 rules applied. Total rules applied 1152 place count 754 transition count 1454
Performed 300 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 300 Pre rules applied. Total rules applied 1152 place count 754 transition count 1154
Deduced a syphon composed of 300 places in 1 ms
Reduce places removed 300 places and 0 transitions.
Iterating global reduction 2 with 600 rules applied. Total rules applied 1752 place count 454 transition count 1154
Applied a total of 1752 rules in 84 ms. Remains 454 /1330 variables (removed 876) and now considering 1154/2030 (removed 876) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 85 ms. Remains : 454/1330 places, 1154/2030 transitions.
[2024-06-01 17:26:54] [INFO ] Flatten gal took : 31 ms
[2024-06-01 17:26:54] [INFO ] Flatten gal took : 38 ms
[2024-06-01 17:26:54] [INFO ] Input system was already deterministic with 1154 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1330/1330 places, 2030/2030 transitions.
Applied a total of 0 rules in 113 ms. Remains 1330 /1330 variables (removed 0) and now considering 2030/2030 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 114 ms. Remains : 1330/1330 places, 2030/2030 transitions.
[2024-06-01 17:26:55] [INFO ] Flatten gal took : 50 ms
[2024-06-01 17:26:55] [INFO ] Flatten gal took : 55 ms
[2024-06-01 17:26:55] [INFO ] Input system was already deterministic with 2030 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1330/1330 places, 2030/2030 transitions.
Applied a total of 0 rules in 24 ms. Remains 1330 /1330 variables (removed 0) and now considering 2030/2030 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 25 ms. Remains : 1330/1330 places, 2030/2030 transitions.
[2024-06-01 17:26:55] [INFO ] Flatten gal took : 47 ms
[2024-06-01 17:26:55] [INFO ] Flatten gal took : 54 ms
[2024-06-01 17:26:55] [INFO ] Input system was already deterministic with 2030 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1330/1330 places, 2030/2030 transitions.
Applied a total of 0 rules in 10 ms. Remains 1330 /1330 variables (removed 0) and now considering 2030/2030 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 1330/1330 places, 2030/2030 transitions.
[2024-06-01 17:26:55] [INFO ] Flatten gal took : 53 ms
[2024-06-01 17:26:55] [INFO ] Flatten gal took : 68 ms
[2024-06-01 17:26:55] [INFO ] Input system was already deterministic with 2030 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1330/1330 places, 2030/2030 transitions.
Applied a total of 0 rules in 15 ms. Remains 1330 /1330 variables (removed 0) and now considering 2030/2030 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 16 ms. Remains : 1330/1330 places, 2030/2030 transitions.
[2024-06-01 17:26:55] [INFO ] Flatten gal took : 48 ms
[2024-06-01 17:26:55] [INFO ] Flatten gal took : 58 ms
[2024-06-01 17:26:56] [INFO ] Input system was already deterministic with 2030 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1330/1330 places, 2030/2030 transitions.
Applied a total of 0 rules in 36 ms. Remains 1330 /1330 variables (removed 0) and now considering 2030/2030 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 36 ms. Remains : 1330/1330 places, 2030/2030 transitions.
[2024-06-01 17:26:56] [INFO ] Flatten gal took : 47 ms
[2024-06-01 17:26:56] [INFO ] Flatten gal took : 50 ms
[2024-06-01 17:26:56] [INFO ] Input system was already deterministic with 2030 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1330/1330 places, 2030/2030 transitions.
Applied a total of 0 rules in 19 ms. Remains 1330 /1330 variables (removed 0) and now considering 2030/2030 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 20 ms. Remains : 1330/1330 places, 2030/2030 transitions.
[2024-06-01 17:26:56] [INFO ] Flatten gal took : 45 ms
[2024-06-01 17:26:56] [INFO ] Flatten gal took : 51 ms
[2024-06-01 17:26:56] [INFO ] Input system was already deterministic with 2030 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1330/1330 places, 2030/2030 transitions.
Applied a total of 0 rules in 13 ms. Remains 1330 /1330 variables (removed 0) and now considering 2030/2030 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 1330/1330 places, 2030/2030 transitions.
[2024-06-01 17:26:56] [INFO ] Flatten gal took : 45 ms
[2024-06-01 17:26:56] [INFO ] Flatten gal took : 54 ms
[2024-06-01 17:26:56] [INFO ] Input system was already deterministic with 2030 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1330/1330 places, 2030/2030 transitions.
Applied a total of 0 rules in 6 ms. Remains 1330 /1330 variables (removed 0) and now considering 2030/2030 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 1330/1330 places, 2030/2030 transitions.
[2024-06-01 17:26:56] [INFO ] Flatten gal took : 46 ms
[2024-06-01 17:26:56] [INFO ] Flatten gal took : 57 ms
[2024-06-01 17:26:57] [INFO ] Input system was already deterministic with 2030 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1330/1330 places, 2030/2030 transitions.
Applied a total of 0 rules in 21 ms. Remains 1330 /1330 variables (removed 0) and now considering 2030/2030 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 22 ms. Remains : 1330/1330 places, 2030/2030 transitions.
[2024-06-01 17:26:57] [INFO ] Flatten gal took : 42 ms
[2024-06-01 17:26:57] [INFO ] Flatten gal took : 51 ms
[2024-06-01 17:26:57] [INFO ] Input system was already deterministic with 2030 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1330/1330 places, 2030/2030 transitions.
Applied a total of 0 rules in 11 ms. Remains 1330 /1330 variables (removed 0) and now considering 2030/2030 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 1330/1330 places, 2030/2030 transitions.
[2024-06-01 17:26:57] [INFO ] Flatten gal took : 43 ms
[2024-06-01 17:26:57] [INFO ] Flatten gal took : 49 ms
[2024-06-01 17:26:57] [INFO ] Input system was already deterministic with 2030 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1330/1330 places, 2030/2030 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 1330 transition count 2024
Reduce places removed 6 places and 0 transitions.
Performed 42 Post agglomeration using F-continuation condition.Transition count delta: 42
Iterating post reduction 1 with 48 rules applied. Total rules applied 54 place count 1324 transition count 1982
Reduce places removed 42 places and 0 transitions.
Iterating post reduction 2 with 42 rules applied. Total rules applied 96 place count 1282 transition count 1982
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 7 Pre rules applied. Total rules applied 96 place count 1282 transition count 1975
Deduced a syphon composed of 7 places in 1 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 3 with 14 rules applied. Total rules applied 110 place count 1275 transition count 1975
Performed 36 Post agglomeration using F-continuation condition.Transition count delta: 36
Deduced a syphon composed of 36 places in 1 ms
Reduce places removed 36 places and 0 transitions.
Iterating global reduction 3 with 72 rules applied. Total rules applied 182 place count 1239 transition count 1939
Applied a total of 182 rules in 113 ms. Remains 1239 /1330 variables (removed 91) and now considering 1939/2030 (removed 91) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 113 ms. Remains : 1239/1330 places, 1939/2030 transitions.
[2024-06-01 17:26:57] [INFO ] Flatten gal took : 35 ms
[2024-06-01 17:26:57] [INFO ] Flatten gal took : 43 ms
[2024-06-01 17:26:57] [INFO ] Input system was already deterministic with 1939 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1330/1330 places, 2030/2030 transitions.
Applied a total of 0 rules in 51 ms. Remains 1330 /1330 variables (removed 0) and now considering 2030/2030 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 52 ms. Remains : 1330/1330 places, 2030/2030 transitions.
[2024-06-01 17:26:57] [INFO ] Flatten gal took : 41 ms
[2024-06-01 17:26:57] [INFO ] Flatten gal took : 47 ms
[2024-06-01 17:26:58] [INFO ] Input system was already deterministic with 2030 transitions.
[2024-06-01 17:26:58] [INFO ] Flatten gal took : 138 ms
[2024-06-01 17:26:58] [INFO ] Flatten gal took : 132 ms
[2024-06-01 17:26:59] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 58 ms.
[2024-06-01 17:26:59] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1330 places, 2030 transitions and 6272 arcs took 15 ms.
Total runtime 59285 ms.
There are residual formulas that ITS could not solve within timeout
Usage: pnml2lts-sym [-gvqh] [--order=]
[--mu-opt] [--saturation=]
[--sat-granularity=] [--save-sat-levels]
[--guidance=] [-d|--deadlock]
[--action=] [-i|--invariant=STRING] [-n|--no-exit]
[--trace=] [--type=]
[--mu=.mu] [--ctl-star=.ctl]
[--ctl=.ctl] [--ltl=.ltl] [--dot=STRING]
[--save-levels=STRING] [--pg-solve] [--attr=]
[--saturating-attractor] [--write-strategy=.spg]
[--check-strategy] [--interactive-play] [--player]
[--pg-write=.spg] [--no-matrix] [--noack=<1|2>]
[--edge-label=] [--labels] [-m|--matrix]
[--mucalc=.mcf|] [-c|--cache]
[--allow-undefined-edges] [--allow-undefined-values]
[-p|--por= (default: heur)]
[--weak=[valmari] (default: uses stronger left-commutativity)]
[--leap] [-r|--regroup=<(T,)+>] [--sloan-w1=] [--sloan-w2=]
[--cw-max-cols=] [--cw-max-rows=] [--col-ins=<(C.C',)+>]
[--mh-timeout=] [--row-perm=<(R,)+>] [--col-perm=<(C,)+>]
[--graph-metrics] [--regroup-exit] [--regroup-time]
[-g|--pins-guards] [--vset=] [--ldd32-step=]
[--ldd32-cache=] [--ldd-step=] [--ldd-cache=]
[--cache-ratio=] [--max-increase=]
[--min-free-nodes=] [--fdd-bits=]
[--fdd-reorder=]
[--vset-cache-diff=] [--no-soundness-check] [--precise]
[--next-union] [--peak-nodes] [--maxsum=]
[--block-size=] [--cluster-size=] [-v] [-q]
[--debug=] [--stats] [--where] [--when]
[--timeout=INT] [--version] [-h|--help] [--usage]
[OPTIONS] []
Could not compute solution for formula : Peterson-COL-6-CTLFireability-2024-00
Could not compute solution for formula : Peterson-COL-6-CTLFireability-2024-01
Could not compute solution for formula : Peterson-COL-6-CTLFireability-2024-02
Could not compute solution for formula : Peterson-COL-6-CTLFireability-2024-03
Could not compute solution for formula : Peterson-COL-6-CTLFireability-2024-04
Could not compute solution for formula : Peterson-COL-6-CTLFireability-2024-05
Could not compute solution for formula : Peterson-COL-6-CTLFireability-2024-06
Could not compute solution for formula : Peterson-COL-6-CTLFireability-2024-07
Could not compute solution for formula : Peterson-COL-6-CTLFireability-2024-08
Could not compute solution for formula : Peterson-COL-6-CTLFireability-2024-09
Could not compute solution for formula : Peterson-COL-6-CTLFireability-2024-10
Could not compute solution for formula : Peterson-COL-6-CTLFireability-2024-12
Could not compute solution for formula : Peterson-COL-6-CTLFireability-2024-13
Could not compute solution for formula : Peterson-COL-6-CTLFireability-2024-14
Could not compute solution for formula : Peterson-COL-6-CTLFireability-2024-15

BK_STOP 1717262820619

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2024
ctl formula name Peterson-COL-6-CTLFireability-2024-00
ctl formula formula --ctl=/tmp/540/ctl_0_
ctl formula name Peterson-COL-6-CTLFireability-2024-01
ctl formula formula --ctl=/tmp/540/ctl_1_
ctl formula name Peterson-COL-6-CTLFireability-2024-02
ctl formula formula --ctl=/tmp/540/ctl_2_
ctl formula name Peterson-COL-6-CTLFireability-2024-03
ctl formula formula --ctl=/tmp/540/ctl_3_
ctl formula name Peterson-COL-6-CTLFireability-2024-04
ctl formula formula --ctl=/tmp/540/ctl_4_
ctl formula name Peterson-COL-6-CTLFireability-2024-05
ctl formula formula --ctl=/tmp/540/ctl_5_
ctl formula name Peterson-COL-6-CTLFireability-2024-06
ctl formula formula --ctl=/tmp/540/ctl_6_
ctl formula name Peterson-COL-6-CTLFireability-2024-07
ctl formula formula --ctl=/tmp/540/ctl_7_
ctl formula name Peterson-COL-6-CTLFireability-2024-08
ctl formula formula --ctl=/tmp/540/ctl_8_
ctl formula name Peterson-COL-6-CTLFireability-2024-09
ctl formula formula --ctl=/tmp/540/ctl_9_
ctl formula name Peterson-COL-6-CTLFireability-2024-10
ctl formula formula --ctl=/tmp/540/ctl_10_
ctl formula name Peterson-COL-6-CTLFireability-2024-12
ctl formula formula --ctl=/tmp/540/ctl_11_
ctl formula name Peterson-COL-6-CTLFireability-2024-13
ctl formula formula --ctl=/tmp/540/ctl_12_
ctl formula name Peterson-COL-6-CTLFireability-2024-14
ctl formula formula --ctl=/tmp/540/ctl_13_
ctl formula name Peterson-COL-6-CTLFireability-2024-15
ctl formula formula --ctl=/tmp/540/ctl_14_
pnml2lts-sym, ** error **: unknown vector set implementation lddmc

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Peterson-COL-6"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is Peterson-COL-6, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r512-smll-171654407200234"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Peterson-COL-6.tgz
mv Peterson-COL-6 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;