Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r512-smll-171654407100186.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is PermAdmissibility-PT-20, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r512-smll-171654407100186
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.7M
-rw-r--r-- 1 mcc users 15K Apr 12 09:06 CTLCardinality.txt
-rw-r--r-- 1 mcc users 135K Apr 12 09:06 CTLCardinality.xml
-rw-r--r-- 1 mcc users 41K Apr 12 09:04 CTLFireability.txt
-rw-r--r-- 1 mcc users 207K Apr 12 09:04 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.7K Apr 23 07:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Apr 23 07:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 20K Apr 23 07:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 76K Apr 23 07:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 20K Apr 12 09:13 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 171K Apr 12 09:13 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 100K Apr 12 09:12 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 504K Apr 12 09:12 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.1K Apr 23 07:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.9K Apr 23 07:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 336K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-00
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-01
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-02
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-03
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-04
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-05
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-06
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-07
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-08
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-09
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-10
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-11
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-12
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-13
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-14
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-15

=== Now, execution of the tool begins

BK_START 1717255946628

Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=PermAdmissibility-PT-20
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-06-01 15:32:28] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-06-01 15:32:28] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-06-01 15:32:28] [INFO ] Load time of PNML (sax parser for PT used): 169 ms
[2024-06-01 15:32:28] [INFO ] Transformed 168 places.
[2024-06-01 15:32:28] [INFO ] Transformed 592 transitions.
[2024-06-01 15:32:28] [INFO ] Parsed PT model containing 168 places and 592 transitions and 3456 arcs in 399 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 40 ms.
Support contains 104 out of 168 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 168/168 places, 592/592 transitions.
Reduce places removed 64 places and 0 transitions.
Iterating post reduction 0 with 64 rules applied. Total rules applied 64 place count 104 transition count 592
Applied a total of 64 rules in 41 ms. Remains 104 /168 variables (removed 64) and now considering 592/592 (removed 0) transitions.
// Phase 1: matrix 592 rows 104 cols
[2024-06-01 15:32:29] [INFO ] Computed 16 invariants in 30 ms
[2024-06-01 15:32:29] [INFO ] Implicit Places using invariants in 357 ms returned []
[2024-06-01 15:32:29] [INFO ] Invariant cache hit.
[2024-06-01 15:32:29] [INFO ] Implicit Places using invariants and state equation in 391 ms returned []
Implicit Place search using SMT with State Equation took 795 ms to find 0 implicit places.
Running 588 sub problems to find dead transitions.
[2024-06-01 15:32:29] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/103 variables, 3/3 constraints. Problems are: Problem set: 0 solved, 588 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/103 variables, 0/3 constraints. Problems are: Problem set: 0 solved, 588 unsolved
At refinement iteration 2 (OVERLAPS) 1/104 variables, 13/16 constraints. Problems are: Problem set: 0 solved, 588 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/104 variables, 0/16 constraints. Problems are: Problem set: 0 solved, 588 unsolved
At refinement iteration 4 (OVERLAPS) 592/696 variables, 104/120 constraints. Problems are: Problem set: 0 solved, 588 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/696 variables, 0/120 constraints. Problems are: Problem set: 0 solved, 588 unsolved
All remaining problems are real, not stopping.
At refinement iteration 6 (OVERLAPS) 0/696 variables, 0/120 constraints. Problems are: Problem set: 0 solved, 588 unsolved
No progress, stopping.
After SMT solving in domain Real declared 696/696 variables, and 120 constraints, problems are : Problem set: 0 solved, 588 unsolved in 23970 ms.
Refiners :[Generalized P Invariants (flows): 16/16 constraints, State Equation: 104/104 constraints, PredecessorRefiner: 588/588 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 588 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/103 variables, 3/3 constraints. Problems are: Problem set: 0 solved, 588 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/103 variables, 0/3 constraints. Problems are: Problem set: 0 solved, 588 unsolved
At refinement iteration 2 (OVERLAPS) 1/104 variables, 13/16 constraints. Problems are: Problem set: 0 solved, 588 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/104 variables, 0/16 constraints. Problems are: Problem set: 0 solved, 588 unsolved
At refinement iteration 4 (OVERLAPS) 592/696 variables, 104/120 constraints. Problems are: Problem set: 0 solved, 588 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/696 variables, 588/708 constraints. Problems are: Problem set: 0 solved, 588 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Int declared 696/696 variables, and 708 constraints, problems are : Problem set: 0 solved, 588 unsolved in 30045 ms.
Refiners :[Generalized P Invariants (flows): 16/16 constraints, State Equation: 104/104 constraints, PredecessorRefiner: 588/588 constraints, Known Traps: 0/0 constraints]
After SMT, in 56017ms problems are : Problem set: 0 solved, 588 unsolved
Search for dead transitions found 0 dead transitions in 56065ms
Starting structural reductions in LTL mode, iteration 1 : 104/168 places, 592/592 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 56941 ms. Remains : 104/168 places, 592/592 transitions.
Support contains 104 out of 104 places after structural reductions.
[2024-06-01 15:33:26] [INFO ] Flatten gal took : 199 ms
[2024-06-01 15:33:26] [INFO ] Flatten gal took : 129 ms
[2024-06-01 15:33:27] [INFO ] Input system was already deterministic with 592 transitions.
Reduction of identical properties reduced properties to check from 45 to 43
RANDOM walk for 40036 steps (116 resets) in 906 ms. (44 steps per ms) remains 5/43 properties
BEST_FIRST walk for 40003 steps (8 resets) in 4241 ms. (9 steps per ms) remains 4/5 properties
BEST_FIRST walk for 40004 steps (8 resets) in 115 ms. (344 steps per ms) remains 2/4 properties
BEST_FIRST walk for 40004 steps (8 resets) in 101 ms. (392 steps per ms) remains 1/2 properties
[2024-06-01 15:33:29] [INFO ] Invariant cache hit.
Problem AtomicPropp17 is UNSAT
After SMT solving in domain Real declared 32/696 variables, and 0 constraints, problems are : Problem set: 1 solved, 0 unsolved in 38 ms.
Refiners :[Generalized P Invariants (flows): 0/16 constraints, State Equation: 0/104 constraints, PredecessorRefiner: 1/1 constraints, Known Traps: 0/0 constraints]
After SMT, in 338ms problems are : Problem set: 1 solved, 0 unsolved
Skipping Parikh replay, no witness traces provided.
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
[2024-06-01 15:33:29] [INFO ] Flatten gal took : 65 ms
[2024-06-01 15:33:29] [INFO ] Flatten gal took : 70 ms
[2024-06-01 15:33:30] [INFO ] Input system was already deterministic with 592 transitions.
Computed a total of 104 stabilizing places and 592 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 104 transition count 592
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
AF dead knowledge conclusive for 2 formulas.
Starting structural reductions in LTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 13 place count 91 transition count 468
Iterating global reduction 0 with 13 rules applied. Total rules applied 26 place count 91 transition count 468
Applied a total of 26 rules in 16 ms. Remains 91 /104 variables (removed 13) and now considering 468/592 (removed 124) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 16 ms. Remains : 91/104 places, 468/592 transitions.
[2024-06-01 15:33:30] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2024-06-01 15:33:30] [INFO ] Flatten gal took : 36 ms
FORMULA PermAdmissibility-PT-20-CTLFireability-2024-00 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2024-06-01 15:33:30] [INFO ] Flatten gal took : 33 ms
[2024-06-01 15:33:30] [INFO ] Input system was already deterministic with 468 transitions.
Support contains 0 out of 91 places (down from 58) after GAL structural reductions.
Starting structural reductions in SI_CTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 13 place count 91 transition count 468
Iterating global reduction 0 with 13 rules applied. Total rules applied 26 place count 91 transition count 468
Applied a total of 26 rules in 53 ms. Remains 91 /104 variables (removed 13) and now considering 468/592 (removed 124) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 53 ms. Remains : 91/104 places, 468/592 transitions.
[2024-06-01 15:33:30] [INFO ] Flatten gal took : 30 ms
[2024-06-01 15:33:30] [INFO ] Flatten gal took : 31 ms
[2024-06-01 15:33:30] [INFO ] Input system was already deterministic with 468 transitions.
Starting structural reductions in LTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Applied a total of 0 rules in 3 ms. Remains 104 /104 variables (removed 0) and now considering 592/592 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 104/104 places, 592/592 transitions.
[2024-06-01 15:33:30] [INFO ] Flatten gal took : 34 ms
[2024-06-01 15:33:30] [INFO ] Flatten gal took : 39 ms
[2024-06-01 15:33:30] [INFO ] Input system was already deterministic with 592 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 13 place count 91 transition count 468
Iterating global reduction 0 with 13 rules applied. Total rules applied 26 place count 91 transition count 468
Applied a total of 26 rules in 32 ms. Remains 91 /104 variables (removed 13) and now considering 468/592 (removed 124) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 32 ms. Remains : 91/104 places, 468/592 transitions.
[2024-06-01 15:33:30] [INFO ] Flatten gal took : 26 ms
[2024-06-01 15:33:30] [INFO ] Flatten gal took : 30 ms
[2024-06-01 15:33:30] [INFO ] Input system was already deterministic with 468 transitions.
Starting structural reductions in LTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Applied a total of 0 rules in 3 ms. Remains 104 /104 variables (removed 0) and now considering 592/592 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 104/104 places, 592/592 transitions.
[2024-06-01 15:33:30] [INFO ] Flatten gal took : 30 ms
[2024-06-01 15:33:30] [INFO ] Flatten gal took : 35 ms
[2024-06-01 15:33:30] [INFO ] Input system was already deterministic with 592 transitions.
Starting structural reductions in LTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 13 place count 91 transition count 468
Iterating global reduction 0 with 13 rules applied. Total rules applied 26 place count 91 transition count 468
Applied a total of 26 rules in 5 ms. Remains 91 /104 variables (removed 13) and now considering 468/592 (removed 124) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 91/104 places, 468/592 transitions.
[2024-06-01 15:33:31] [INFO ] Flatten gal took : 23 ms
[2024-06-01 15:33:31] [INFO ] Flatten gal took : 27 ms
[2024-06-01 15:33:31] [INFO ] Input system was already deterministic with 468 transitions.
Starting structural reductions in LTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 13 place count 91 transition count 468
Iterating global reduction 0 with 13 rules applied. Total rules applied 26 place count 91 transition count 468
Applied a total of 26 rules in 16 ms. Remains 91 /104 variables (removed 13) and now considering 468/592 (removed 124) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 16 ms. Remains : 91/104 places, 468/592 transitions.
[2024-06-01 15:33:31] [INFO ] Flatten gal took : 20 ms
[2024-06-01 15:33:31] [INFO ] Flatten gal took : 23 ms
[2024-06-01 15:33:31] [INFO ] Input system was already deterministic with 468 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Graph (complete) has 975 edges and 104 vertex of which 22 are kept as prefixes of interest. Removing 82 places using SCC suffix rule.4 ms
Discarding 82 places :
Also discarding 544 output transitions
Drop transitions (Output transitions of discarded places.) removed 544 transitions
Applied a total of 1 rules in 19 ms. Remains 22 /104 variables (removed 82) and now considering 48/592 (removed 544) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 19 ms. Remains : 22/104 places, 48/592 transitions.
[2024-06-01 15:33:31] [INFO ] Flatten gal took : 2 ms
[2024-06-01 15:33:31] [INFO ] Flatten gal took : 2 ms
[2024-06-01 15:33:31] [INFO ] Input system was already deterministic with 48 transitions.
Starting structural reductions in LTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 24 place count 80 transition count 352
Iterating global reduction 0 with 24 rules applied. Total rules applied 48 place count 80 transition count 352
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 66 place count 62 transition count 146
Iterating global reduction 0 with 18 rules applied. Total rules applied 84 place count 62 transition count 146
Applied a total of 84 rules in 10 ms. Remains 62 /104 variables (removed 42) and now considering 146/592 (removed 446) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 62/104 places, 146/592 transitions.
[2024-06-01 15:33:31] [INFO ] Flatten gal took : 8 ms
[2024-06-01 15:33:31] [INFO ] Flatten gal took : 8 ms
[2024-06-01 15:33:31] [INFO ] Input system was already deterministic with 146 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Graph (complete) has 975 edges and 104 vertex of which 86 are kept as prefixes of interest. Removing 18 places using SCC suffix rule.3 ms
Discarding 18 places :
Also discarding 128 output transitions
Drop transitions (Output transitions of discarded places.) removed 128 transitions
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 12 place count 75 transition count 348
Iterating global reduction 0 with 11 rules applied. Total rules applied 23 place count 75 transition count 348
Discarding 22 places :
Symmetric choice reduction at 0 with 22 rule applications. Total rules 45 place count 53 transition count 118
Iterating global reduction 0 with 22 rules applied. Total rules applied 67 place count 53 transition count 118
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 69 place count 51 transition count 102
Iterating global reduction 0 with 2 rules applied. Total rules applied 71 place count 51 transition count 102
Applied a total of 71 rules in 22 ms. Remains 51 /104 variables (removed 53) and now considering 102/592 (removed 490) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 22 ms. Remains : 51/104 places, 102/592 transitions.
[2024-06-01 15:33:31] [INFO ] Flatten gal took : 5 ms
[2024-06-01 15:33:31] [INFO ] Flatten gal took : 6 ms
[2024-06-01 15:33:31] [INFO ] Input system was already deterministic with 102 transitions.
Starting structural reductions in LTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 83 transition count 364
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 83 transition count 364
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 51 place count 74 transition count 240
Iterating global reduction 0 with 9 rules applied. Total rules applied 60 place count 74 transition count 240
Applied a total of 60 rules in 7 ms. Remains 74 /104 variables (removed 30) and now considering 240/592 (removed 352) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 74/104 places, 240/592 transitions.
[2024-06-01 15:33:31] [INFO ] Flatten gal took : 12 ms
[2024-06-01 15:33:31] [INFO ] Flatten gal took : 12 ms
[2024-06-01 15:33:31] [INFO ] Input system was already deterministic with 240 transitions.
Starting structural reductions in LTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 24 place count 80 transition count 352
Iterating global reduction 0 with 24 rules applied. Total rules applied 48 place count 80 transition count 352
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 65 place count 63 transition count 152
Iterating global reduction 0 with 17 rules applied. Total rules applied 82 place count 63 transition count 152
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 83 place count 62 transition count 144
Iterating global reduction 0 with 1 rules applied. Total rules applied 84 place count 62 transition count 144
Applied a total of 84 rules in 9 ms. Remains 62 /104 variables (removed 42) and now considering 144/592 (removed 448) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 62/104 places, 144/592 transitions.
[2024-06-01 15:33:31] [INFO ] Flatten gal took : 6 ms
[2024-06-01 15:33:31] [INFO ] Flatten gal took : 7 ms
[2024-06-01 15:33:31] [INFO ] Input system was already deterministic with 144 transitions.
Starting structural reductions in LTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Discarding 25 places :
Symmetric choice reduction at 0 with 25 rule applications. Total rules 25 place count 79 transition count 348
Iterating global reduction 0 with 25 rules applied. Total rules applied 50 place count 79 transition count 348
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 68 place count 61 transition count 142
Iterating global reduction 0 with 18 rules applied. Total rules applied 86 place count 61 transition count 142
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 88 place count 59 transition count 126
Iterating global reduction 0 with 2 rules applied. Total rules applied 90 place count 59 transition count 126
Applied a total of 90 rules in 8 ms. Remains 59 /104 variables (removed 45) and now considering 126/592 (removed 466) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 59/104 places, 126/592 transitions.
[2024-06-01 15:33:31] [INFO ] Flatten gal took : 6 ms
[2024-06-01 15:33:31] [INFO ] Flatten gal took : 6 ms
[2024-06-01 15:33:31] [INFO ] Input system was already deterministic with 126 transitions.
Starting structural reductions in LTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 24 place count 80 transition count 352
Iterating global reduction 0 with 24 rules applied. Total rules applied 48 place count 80 transition count 352
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 66 place count 62 transition count 146
Iterating global reduction 0 with 18 rules applied. Total rules applied 84 place count 62 transition count 146
Applied a total of 84 rules in 7 ms. Remains 62 /104 variables (removed 42) and now considering 146/592 (removed 446) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 62/104 places, 146/592 transitions.
[2024-06-01 15:33:31] [INFO ] Flatten gal took : 7 ms
[2024-06-01 15:33:31] [INFO ] Flatten gal took : 7 ms
[2024-06-01 15:33:31] [INFO ] Input system was already deterministic with 146 transitions.
Starting structural reductions in LTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 83 transition count 364
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 83 transition count 364
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 54 place count 71 transition count 212
Iterating global reduction 0 with 12 rules applied. Total rules applied 66 place count 71 transition count 212
Applied a total of 66 rules in 7 ms. Remains 71 /104 variables (removed 33) and now considering 212/592 (removed 380) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 71/104 places, 212/592 transitions.
[2024-06-01 15:33:31] [INFO ] Flatten gal took : 9 ms
[2024-06-01 15:33:31] [INFO ] Flatten gal took : 11 ms
[2024-06-01 15:33:31] [INFO ] Input system was already deterministic with 212 transitions.
Starting structural reductions in LTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Discarding 26 places :
Symmetric choice reduction at 0 with 26 rule applications. Total rules 26 place count 78 transition count 344
Iterating global reduction 0 with 26 rules applied. Total rules applied 52 place count 78 transition count 344
Discarding 22 places :
Symmetric choice reduction at 0 with 22 rule applications. Total rules 74 place count 56 transition count 122
Iterating global reduction 0 with 22 rules applied. Total rules applied 96 place count 56 transition count 122
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 98 place count 54 transition count 106
Iterating global reduction 0 with 2 rules applied. Total rules applied 100 place count 54 transition count 106
Applied a total of 100 rules in 9 ms. Remains 54 /104 variables (removed 50) and now considering 106/592 (removed 486) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 54/104 places, 106/592 transitions.
[2024-06-01 15:33:31] [INFO ] Flatten gal took : 4 ms
[2024-06-01 15:33:31] [INFO ] Flatten gal took : 5 ms
[2024-06-01 15:33:31] [INFO ] Input system was already deterministic with 106 transitions.
[2024-06-01 15:33:31] [INFO ] Flatten gal took : 46 ms
[2024-06-01 15:33:31] [INFO ] Flatten gal took : 46 ms
[2024-06-01 15:33:32] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 24 ms.
[2024-06-01 15:33:32] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 104 places, 592 transitions and 2944 arcs took 8 ms.
Total runtime 63734 ms.
There are residual formulas that ITS could not solve within timeout
Usage: pnml2lts-sym [-gvqh] [--order=]
[--mu-opt] [--saturation=]
[--sat-granularity=] [--save-sat-levels]
[--guidance=] [-d|--deadlock]
[--action=] [-i|--invariant=STRING] [-n|--no-exit]
[--trace=] [--type=]
[--mu=.mu] [--ctl-star=.ctl]
[--ctl=.ctl] [--ltl=.ltl] [--dot=STRING]
[--save-levels=STRING] [--pg-solve] [--attr=]
[--saturating-attractor] [--write-strategy=.spg]
[--check-strategy] [--interactive-play] [--player]
[--pg-write=.spg] [--no-matrix] [--noack=<1|2>]
[--edge-label=] [--labels] [-m|--matrix]
[--mucalc=.mcf|] [-c|--cache]
[--allow-undefined-edges] [--allow-undefined-values]
[-p|--por= (default: heur)]
[--weak=[valmari] (default: uses stronger left-commutativity)]
[--leap] [-r|--regroup=<(T,)+>] [--sloan-w1=] [--sloan-w2=]
[--cw-max-cols=] [--cw-max-rows=] [--col-ins=<(C.C',)+>]
[--mh-timeout=] [--row-perm=<(R,)+>] [--col-perm=<(C,)+>]
[--graph-metrics] [--regroup-exit] [--regroup-time]
[-g|--pins-guards] [--vset=] [--ldd32-step=]
[--ldd32-cache=] [--ldd-step=] [--ldd-cache=]
[--cache-ratio=] [--max-increase=]
[--min-free-nodes=] [--fdd-bits=]
[--fdd-reorder=]
[--vset-cache-diff=] [--no-soundness-check] [--precise]
[--next-union] [--peak-nodes] [--maxsum=]
[--block-size=] [--cluster-size=] [-v] [-q]
[--debug=] [--stats] [--where] [--when]
[--timeout=INT] [--version] [-h|--help] [--usage]
[OPTIONS] []
Could not compute solution for formula : PermAdmissibility-PT-20-CTLFireability-2024-01
Could not compute solution for formula : PermAdmissibility-PT-20-CTLFireability-2024-02
Could not compute solution for formula : PermAdmissibility-PT-20-CTLFireability-2024-03
Could not compute solution for formula : PermAdmissibility-PT-20-CTLFireability-2024-04
Could not compute solution for formula : PermAdmissibility-PT-20-CTLFireability-2024-05
Could not compute solution for formula : PermAdmissibility-PT-20-CTLFireability-2024-06
Could not compute solution for formula : PermAdmissibility-PT-20-CTLFireability-2024-07
Could not compute solution for formula : PermAdmissibility-PT-20-CTLFireability-2024-08
Could not compute solution for formula : PermAdmissibility-PT-20-CTLFireability-2024-09
Could not compute solution for formula : PermAdmissibility-PT-20-CTLFireability-2024-10
Could not compute solution for formula : PermAdmissibility-PT-20-CTLFireability-2024-11
Could not compute solution for formula : PermAdmissibility-PT-20-CTLFireability-2024-12
Could not compute solution for formula : PermAdmissibility-PT-20-CTLFireability-2024-13
Could not compute solution for formula : PermAdmissibility-PT-20-CTLFireability-2024-14
Could not compute solution for formula : PermAdmissibility-PT-20-CTLFireability-2024-15

BK_STOP 1717256012669

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2024
ctl formula name PermAdmissibility-PT-20-CTLFireability-2024-01
ctl formula formula --ctl=/tmp/526/ctl_0_
ctl formula name PermAdmissibility-PT-20-CTLFireability-2024-02
ctl formula formula --ctl=/tmp/526/ctl_1_
ctl formula name PermAdmissibility-PT-20-CTLFireability-2024-03
ctl formula formula --ctl=/tmp/526/ctl_2_
ctl formula name PermAdmissibility-PT-20-CTLFireability-2024-04
ctl formula formula --ctl=/tmp/526/ctl_3_
ctl formula name PermAdmissibility-PT-20-CTLFireability-2024-05
ctl formula formula --ctl=/tmp/526/ctl_4_
ctl formula name PermAdmissibility-PT-20-CTLFireability-2024-06
ctl formula formula --ctl=/tmp/526/ctl_5_
ctl formula name PermAdmissibility-PT-20-CTLFireability-2024-07
ctl formula formula --ctl=/tmp/526/ctl_6_
ctl formula name PermAdmissibility-PT-20-CTLFireability-2024-08
ctl formula formula --ctl=/tmp/526/ctl_7_
ctl formula name PermAdmissibility-PT-20-CTLFireability-2024-09
ctl formula formula --ctl=/tmp/526/ctl_8_
ctl formula name PermAdmissibility-PT-20-CTLFireability-2024-10
ctl formula formula --ctl=/tmp/526/ctl_9_
ctl formula name PermAdmissibility-PT-20-CTLFireability-2024-11
ctl formula formula --ctl=/tmp/526/ctl_10_
ctl formula name PermAdmissibility-PT-20-CTLFireability-2024-12
ctl formula formula --ctl=/tmp/526/ctl_11_
ctl formula name PermAdmissibility-PT-20-CTLFireability-2024-13
ctl formula formula --ctl=/tmp/526/ctl_12_
ctl formula name PermAdmissibility-PT-20-CTLFireability-2024-14
ctl formula formula --ctl=/tmp/526/ctl_13_
ctl formula name PermAdmissibility-PT-20-CTLFireability-2024-15
ctl formula formula --ctl=/tmp/526/ctl_14_
pnml2lts-sym, ** error **: unknown vector set implementation lddmc

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PermAdmissibility-PT-20"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is PermAdmissibility-PT-20, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r512-smll-171654407100186"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/PermAdmissibility-PT-20.tgz
mv PermAdmissibility-PT-20 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;