Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r508-tall-171654351900554.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is NoC3x3-PT-1A, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r508-tall-171654351900554
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 568K
-rw-r--r-- 1 mcc users 6.1K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 67K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.0K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Apr 23 07:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 23 07:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Apr 23 07:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Apr 23 07:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 12 07:19 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 151K Apr 12 07:19 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.0K Apr 12 07:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 80K Apr 12 07:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Apr 23 07:41 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:41 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 81K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME NoC3x3-PT-1A-CTLFireability-2024-00
FORMULA_NAME NoC3x3-PT-1A-CTLFireability-2024-01
FORMULA_NAME NoC3x3-PT-1A-CTLFireability-2024-02
FORMULA_NAME NoC3x3-PT-1A-CTLFireability-2024-03
FORMULA_NAME NoC3x3-PT-1A-CTLFireability-2024-04
FORMULA_NAME NoC3x3-PT-1A-CTLFireability-2024-05
FORMULA_NAME NoC3x3-PT-1A-CTLFireability-2024-06
FORMULA_NAME NoC3x3-PT-1A-CTLFireability-2024-07
FORMULA_NAME NoC3x3-PT-1A-CTLFireability-2024-08
FORMULA_NAME NoC3x3-PT-1A-CTLFireability-2024-09
FORMULA_NAME NoC3x3-PT-1A-CTLFireability-2024-10
FORMULA_NAME NoC3x3-PT-1A-CTLFireability-2024-11
FORMULA_NAME NoC3x3-PT-1A-CTLFireability-2023-12
FORMULA_NAME NoC3x3-PT-1A-CTLFireability-2023-13
FORMULA_NAME NoC3x3-PT-1A-CTLFireability-2023-14
FORMULA_NAME NoC3x3-PT-1A-CTLFireability-2023-15

=== Now, execution of the tool begins

BK_START 1717239967014

Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=NoC3x3-PT-1A
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-06-01 11:06:08] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-06-01 11:06:08] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-06-01 11:06:08] [INFO ] Load time of PNML (sax parser for PT used): 82 ms
[2024-06-01 11:06:08] [INFO ] Transformed 165 places.
[2024-06-01 11:06:08] [INFO ] Transformed 355 transitions.
[2024-06-01 11:06:08] [INFO ] Found NUPN structural information;
[2024-06-01 11:06:08] [INFO ] Parsed PT model containing 165 places and 355 transitions and 1069 arcs in 190 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 13 ms.
Initial state reduction rules removed 1 formulas.
Ensure Unique test removed 108 transitions
Reduce redundant transitions removed 108 transitions.
FORMULA NoC3x3-PT-1A-CTLFireability-2023-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 84 out of 165 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 165/165 places, 247/247 transitions.
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 17 place count 148 transition count 223
Iterating global reduction 0 with 17 rules applied. Total rules applied 34 place count 148 transition count 223
Drop transitions (Redundant composition of simpler transitions.) removed 27 transitions
Redundant transition composition rules discarded 27 transitions
Iterating global reduction 0 with 27 rules applied. Total rules applied 61 place count 148 transition count 196
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 62 place count 147 transition count 196
Applied a total of 62 rules in 36 ms. Remains 147 /165 variables (removed 18) and now considering 196/247 (removed 51) transitions.
// Phase 1: matrix 196 rows 147 cols
[2024-06-01 11:06:08] [INFO ] Computed 39 invariants in 16 ms
[2024-06-01 11:06:08] [INFO ] Implicit Places using invariants in 242 ms returned []
[2024-06-01 11:06:08] [INFO ] Invariant cache hit.
[2024-06-01 11:06:08] [INFO ] Implicit Places using invariants and state equation in 139 ms returned []
Implicit Place search using SMT with State Equation took 410 ms to find 0 implicit places.
Running 195 sub problems to find dead transitions.
[2024-06-01 11:06:08] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/141 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 195 unsolved
At refinement iteration 1 (OVERLAPS) 1/142 variables, 34/34 constraints. Problems are: Problem set: 0 solved, 195 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/142 variables, 0/34 constraints. Problems are: Problem set: 0 solved, 195 unsolved
At refinement iteration 3 (OVERLAPS) 5/147 variables, 5/39 constraints. Problems are: Problem set: 0 solved, 195 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/147 variables, 0/39 constraints. Problems are: Problem set: 0 solved, 195 unsolved
At refinement iteration 5 (OVERLAPS) 196/343 variables, 147/186 constraints. Problems are: Problem set: 0 solved, 195 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/343 variables, 0/186 constraints. Problems are: Problem set: 0 solved, 195 unsolved
At refinement iteration 7 (OVERLAPS) 0/343 variables, 0/186 constraints. Problems are: Problem set: 0 solved, 195 unsolved
No progress, stopping.
After SMT solving in domain Real declared 343/343 variables, and 186 constraints, problems are : Problem set: 0 solved, 195 unsolved in 5415 ms.
Refiners :[Positive P Invariants (semi-flows): 39/39 constraints, State Equation: 147/147 constraints, PredecessorRefiner: 195/195 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 195 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/141 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 195 unsolved
At refinement iteration 1 (OVERLAPS) 1/142 variables, 34/34 constraints. Problems are: Problem set: 0 solved, 195 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/142 variables, 0/34 constraints. Problems are: Problem set: 0 solved, 195 unsolved
At refinement iteration 3 (OVERLAPS) 5/147 variables, 5/39 constraints. Problems are: Problem set: 0 solved, 195 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/147 variables, 0/39 constraints. Problems are: Problem set: 0 solved, 195 unsolved
At refinement iteration 5 (OVERLAPS) 196/343 variables, 147/186 constraints. Problems are: Problem set: 0 solved, 195 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/343 variables, 195/381 constraints. Problems are: Problem set: 0 solved, 195 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/343 variables, 0/381 constraints. Problems are: Problem set: 0 solved, 195 unsolved
At refinement iteration 8 (OVERLAPS) 0/343 variables, 0/381 constraints. Problems are: Problem set: 0 solved, 195 unsolved
No progress, stopping.
After SMT solving in domain Int declared 343/343 variables, and 381 constraints, problems are : Problem set: 0 solved, 195 unsolved in 5954 ms.
Refiners :[Positive P Invariants (semi-flows): 39/39 constraints, State Equation: 147/147 constraints, PredecessorRefiner: 195/195 constraints, Known Traps: 0/0 constraints]
After SMT, in 11478ms problems are : Problem set: 0 solved, 195 unsolved
Search for dead transitions found 0 dead transitions in 11496ms
Starting structural reductions in LTL mode, iteration 1 : 147/165 places, 196/247 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11962 ms. Remains : 147/165 places, 196/247 transitions.
Support contains 84 out of 147 places after structural reductions.
[2024-06-01 11:06:20] [INFO ] Flatten gal took : 42 ms
[2024-06-01 11:06:20] [INFO ] Flatten gal took : 16 ms
[2024-06-01 11:06:20] [INFO ] Input system was already deterministic with 196 transitions.
RANDOM walk for 40000 steps (8 resets) in 2092 ms. (19 steps per ms) remains 1/72 properties
BEST_FIRST walk for 23085 steps (5 resets) in 106 ms. (215 steps per ms) remains 0/1 properties
[2024-06-01 11:06:21] [INFO ] Flatten gal took : 12 ms
[2024-06-01 11:06:21] [INFO ] Flatten gal took : 13 ms
[2024-06-01 11:06:21] [INFO ] Input system was already deterministic with 196 transitions.
Computed a total of 6 stabilizing places and 1 stable transitions
Graph (complete) has 455 edges and 147 vertex of which 142 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.3 ms
Starting structural reductions in LTL mode, iteration 0 : 147/147 places, 196/196 transitions.
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 143 transition count 196
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 14 place count 133 transition count 186
Iterating global reduction 1 with 10 rules applied. Total rules applied 24 place count 133 transition count 186
Applied a total of 24 rules in 9 ms. Remains 133 /147 variables (removed 14) and now considering 186/196 (removed 10) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 133/147 places, 186/196 transitions.
[2024-06-01 11:06:21] [INFO ] Flatten gal took : 11 ms
[2024-06-01 11:06:21] [INFO ] Flatten gal took : 11 ms
[2024-06-01 11:06:21] [INFO ] Input system was already deterministic with 186 transitions.
Starting structural reductions in LTL mode, iteration 0 : 147/147 places, 196/196 transitions.
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 143 transition count 196
Discarding 11 places :
Symmetric choice reduction at 1 with 11 rule applications. Total rules 15 place count 132 transition count 185
Iterating global reduction 1 with 11 rules applied. Total rules applied 26 place count 132 transition count 185
Applied a total of 26 rules in 8 ms. Remains 132 /147 variables (removed 15) and now considering 185/196 (removed 11) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 132/147 places, 185/196 transitions.
[2024-06-01 11:06:21] [INFO ] Flatten gal took : 10 ms
[2024-06-01 11:06:21] [INFO ] Flatten gal took : 11 ms
[2024-06-01 11:06:21] [INFO ] Input system was already deterministic with 185 transitions.
Starting structural reductions in LTL mode, iteration 0 : 147/147 places, 196/196 transitions.
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 142 transition count 196
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 13 place count 134 transition count 188
Iterating global reduction 1 with 8 rules applied. Total rules applied 21 place count 134 transition count 188
Applied a total of 21 rules in 8 ms. Remains 134 /147 variables (removed 13) and now considering 188/196 (removed 8) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 134/147 places, 188/196 transitions.
[2024-06-01 11:06:21] [INFO ] Flatten gal took : 9 ms
[2024-06-01 11:06:21] [INFO ] Flatten gal took : 10 ms
[2024-06-01 11:06:21] [INFO ] Input system was already deterministic with 188 transitions.
Starting structural reductions in LTL mode, iteration 0 : 147/147 places, 196/196 transitions.
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 142 transition count 196
Discarding 11 places :
Symmetric choice reduction at 1 with 11 rule applications. Total rules 16 place count 131 transition count 185
Iterating global reduction 1 with 11 rules applied. Total rules applied 27 place count 131 transition count 185
Applied a total of 27 rules in 6 ms. Remains 131 /147 variables (removed 16) and now considering 185/196 (removed 11) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 131/147 places, 185/196 transitions.
[2024-06-01 11:06:21] [INFO ] Flatten gal took : 9 ms
[2024-06-01 11:06:21] [INFO ] Flatten gal took : 9 ms
[2024-06-01 11:06:21] [INFO ] Input system was already deterministic with 185 transitions.
Starting structural reductions in LTL mode, iteration 0 : 147/147 places, 196/196 transitions.
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 142 transition count 196
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 15 place count 132 transition count 186
Iterating global reduction 1 with 10 rules applied. Total rules applied 25 place count 132 transition count 186
Applied a total of 25 rules in 5 ms. Remains 132 /147 variables (removed 15) and now considering 186/196 (removed 10) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 132/147 places, 186/196 transitions.
[2024-06-01 11:06:21] [INFO ] Flatten gal took : 12 ms
[2024-06-01 11:06:21] [INFO ] Flatten gal took : 9 ms
[2024-06-01 11:06:21] [INFO ] Input system was already deterministic with 186 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 147/147 places, 196/196 transitions.
Graph (trivial) has 83 edges and 147 vertex of which 44 / 147 are part of one of the 19 SCC in 2 ms
Free SCC test removed 25 places
Ensure Unique test removed 50 transitions
Reduce isomorphic transitions removed 50 transitions.
Graph (complete) has 405 edges and 122 vertex of which 117 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.1 ms
Discarding 5 places :
Also discarding 0 output transitions
Reduce places removed 1 places and 1 transitions.
Reduce places removed 6 places and 0 transitions.
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 14 transitions
Trivial Post-agglo rules discarded 14 transitions
Performed 14 trivial Post agglomeration. Transition count delta: 14
Iterating post reduction 0 with 25 rules applied. Total rules applied 27 place count 110 transition count 126
Reduce places removed 14 places and 0 transitions.
Iterating post reduction 1 with 14 rules applied. Total rules applied 41 place count 96 transition count 126
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 52 place count 85 transition count 115
Iterating global reduction 2 with 11 rules applied. Total rules applied 63 place count 85 transition count 115
Drop transitions (Redundant composition of simpler transitions.) removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 2 with 14 rules applied. Total rules applied 77 place count 85 transition count 101
Applied a total of 77 rules in 28 ms. Remains 85 /147 variables (removed 62) and now considering 101/196 (removed 95) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 29 ms. Remains : 85/147 places, 101/196 transitions.
[2024-06-01 11:06:21] [INFO ] Flatten gal took : 5 ms
[2024-06-01 11:06:21] [INFO ] Flatten gal took : 5 ms
[2024-06-01 11:06:21] [INFO ] Input system was already deterministic with 101 transitions.
Starting structural reductions in LTL mode, iteration 0 : 147/147 places, 196/196 transitions.
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 142 transition count 196
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 15 place count 132 transition count 186
Iterating global reduction 1 with 10 rules applied. Total rules applied 25 place count 132 transition count 186
Applied a total of 25 rules in 5 ms. Remains 132 /147 variables (removed 15) and now considering 186/196 (removed 10) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 132/147 places, 186/196 transitions.
[2024-06-01 11:06:21] [INFO ] Flatten gal took : 9 ms
[2024-06-01 11:06:21] [INFO ] Flatten gal took : 9 ms
[2024-06-01 11:06:21] [INFO ] Input system was already deterministic with 186 transitions.
Starting structural reductions in LTL mode, iteration 0 : 147/147 places, 196/196 transitions.
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 142 transition count 196
Discarding 11 places :
Symmetric choice reduction at 1 with 11 rule applications. Total rules 16 place count 131 transition count 185
Iterating global reduction 1 with 11 rules applied. Total rules applied 27 place count 131 transition count 185
Applied a total of 27 rules in 5 ms. Remains 131 /147 variables (removed 16) and now considering 185/196 (removed 11) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 131/147 places, 185/196 transitions.
[2024-06-01 11:06:21] [INFO ] Flatten gal took : 8 ms
[2024-06-01 11:06:21] [INFO ] Flatten gal took : 8 ms
[2024-06-01 11:06:21] [INFO ] Input system was already deterministic with 185 transitions.
Starting structural reductions in LTL mode, iteration 0 : 147/147 places, 196/196 transitions.
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 142 transition count 196
Discarding 11 places :
Symmetric choice reduction at 1 with 11 rule applications. Total rules 16 place count 131 transition count 185
Iterating global reduction 1 with 11 rules applied. Total rules applied 27 place count 131 transition count 185
Applied a total of 27 rules in 4 ms. Remains 131 /147 variables (removed 16) and now considering 185/196 (removed 11) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 131/147 places, 185/196 transitions.
[2024-06-01 11:06:21] [INFO ] Flatten gal took : 7 ms
[2024-06-01 11:06:21] [INFO ] Flatten gal took : 7 ms
[2024-06-01 11:06:21] [INFO ] Input system was already deterministic with 185 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 147/147 places, 196/196 transitions.
Graph (trivial) has 77 edges and 147 vertex of which 41 / 147 are part of one of the 18 SCC in 1 ms
Free SCC test removed 23 places
Ensure Unique test removed 46 transitions
Reduce isomorphic transitions removed 46 transitions.
Graph (complete) has 409 edges and 124 vertex of which 119 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.1 ms
Discarding 5 places :
Also discarding 0 output transitions
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 12 place count 109 transition count 140
Iterating global reduction 0 with 10 rules applied. Total rules applied 22 place count 109 transition count 140
Drop transitions (Redundant composition of simpler transitions.) removed 3 transitions
Redundant transition composition rules discarded 3 transitions
Iterating global reduction 0 with 3 rules applied. Total rules applied 25 place count 109 transition count 137
Applied a total of 25 rules in 18 ms. Remains 109 /147 variables (removed 38) and now considering 137/196 (removed 59) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 18 ms. Remains : 109/147 places, 137/196 transitions.
[2024-06-01 11:06:21] [INFO ] Flatten gal took : 5 ms
[2024-06-01 11:06:21] [INFO ] Flatten gal took : 5 ms
[2024-06-01 11:06:21] [INFO ] Input system was already deterministic with 137 transitions.
Starting structural reductions in LTL mode, iteration 0 : 147/147 places, 196/196 transitions.
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 142 transition count 196
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 14 place count 133 transition count 187
Iterating global reduction 1 with 9 rules applied. Total rules applied 23 place count 133 transition count 187
Applied a total of 23 rules in 4 ms. Remains 133 /147 variables (removed 14) and now considering 187/196 (removed 9) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 133/147 places, 187/196 transitions.
[2024-06-01 11:06:21] [INFO ] Flatten gal took : 7 ms
[2024-06-01 11:06:21] [INFO ] Flatten gal took : 7 ms
[2024-06-01 11:06:21] [INFO ] Input system was already deterministic with 187 transitions.
Starting structural reductions in LTL mode, iteration 0 : 147/147 places, 196/196 transitions.
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 142 transition count 196
Discarding 11 places :
Symmetric choice reduction at 1 with 11 rule applications. Total rules 16 place count 131 transition count 185
Iterating global reduction 1 with 11 rules applied. Total rules applied 27 place count 131 transition count 185
Applied a total of 27 rules in 4 ms. Remains 131 /147 variables (removed 16) and now considering 185/196 (removed 11) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 131/147 places, 185/196 transitions.
[2024-06-01 11:06:22] [INFO ] Flatten gal took : 7 ms
[2024-06-01 11:06:22] [INFO ] Flatten gal took : 6 ms
[2024-06-01 11:06:22] [INFO ] Input system was already deterministic with 185 transitions.
Starting structural reductions in LTL mode, iteration 0 : 147/147 places, 196/196 transitions.
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 145 transition count 196
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 11 place count 136 transition count 187
Iterating global reduction 1 with 9 rules applied. Total rules applied 20 place count 136 transition count 187
Applied a total of 20 rules in 4 ms. Remains 136 /147 variables (removed 11) and now considering 187/196 (removed 9) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 136/147 places, 187/196 transitions.
[2024-06-01 11:06:22] [INFO ] Flatten gal took : 10 ms
[2024-06-01 11:06:22] [INFO ] Flatten gal took : 10 ms
[2024-06-01 11:06:22] [INFO ] Input system was already deterministic with 187 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 147/147 places, 196/196 transitions.
Graph (trivial) has 74 edges and 147 vertex of which 40 / 147 are part of one of the 18 SCC in 0 ms
Free SCC test removed 22 places
Ensure Unique test removed 44 transitions
Reduce isomorphic transitions removed 44 transitions.
Graph (complete) has 411 edges and 125 vertex of which 120 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.1 ms
Discarding 5 places :
Also discarding 0 output transitions
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 13 place count 109 transition count 141
Iterating global reduction 0 with 11 rules applied. Total rules applied 24 place count 109 transition count 141
Drop transitions (Redundant composition of simpler transitions.) removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 0 with 2 rules applied. Total rules applied 26 place count 109 transition count 139
Applied a total of 26 rules in 13 ms. Remains 109 /147 variables (removed 38) and now considering 139/196 (removed 57) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 109/147 places, 139/196 transitions.
[2024-06-01 11:06:22] [INFO ] Flatten gal took : 5 ms
[2024-06-01 11:06:22] [INFO ] Flatten gal took : 4 ms
[2024-06-01 11:06:22] [INFO ] Input system was already deterministic with 139 transitions.
Starting structural reductions in LTL mode, iteration 0 : 147/147 places, 196/196 transitions.
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 144 transition count 196
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 11 place count 136 transition count 188
Iterating global reduction 1 with 8 rules applied. Total rules applied 19 place count 136 transition count 188
Applied a total of 19 rules in 3 ms. Remains 136 /147 variables (removed 11) and now considering 188/196 (removed 8) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 136/147 places, 188/196 transitions.
[2024-06-01 11:06:22] [INFO ] Flatten gal took : 6 ms
[2024-06-01 11:06:22] [INFO ] Flatten gal took : 7 ms
[2024-06-01 11:06:22] [INFO ] Input system was already deterministic with 188 transitions.
[2024-06-01 11:06:22] [INFO ] Flatten gal took : 12 ms
[2024-06-01 11:06:22] [INFO ] Flatten gal took : 7 ms
[2024-06-01 11:06:22] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2024-06-01 11:06:22] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 147 places, 196 transitions and 648 arcs took 4 ms.
Total runtime 13990 ms.
There are residual formulas that ITS could not solve within timeout
Usage: pnml2lts-sym [-gvqh] [--order=]
[--mu-opt] [--saturation=]
[--sat-granularity=] [--save-sat-levels]
[--guidance=] [-d|--deadlock]
[--action=] [-i|--invariant=STRING] [-n|--no-exit]
[--trace=] [--type=]
[--mu=.mu] [--ctl-star=.ctl]
[--ctl=.ctl] [--ltl=.ltl] [--dot=STRING]
[--save-levels=STRING] [--pg-solve] [--attr=]
[--saturating-attractor] [--write-strategy=.spg]
[--check-strategy] [--interactive-play] [--player]
[--pg-write=.spg] [--no-matrix] [--noack=<1|2>]
[--edge-label=] [--labels] [-m|--matrix]
[--mucalc=.mcf|] [-c|--cache]
[--allow-undefined-edges] [--allow-undefined-values]
[-p|--por= (default: heur)]
[--weak=[valmari] (default: uses stronger left-commutativity)]
[--leap] [-r|--regroup=<(T,)+>] [--sloan-w1=] [--sloan-w2=]
[--cw-max-cols=] [--cw-max-rows=] [--col-ins=<(C.C',)+>]
[--mh-timeout=] [--row-perm=<(R,)+>] [--col-perm=<(C,)+>]
[--graph-metrics] [--regroup-exit] [--regroup-time]
[-g|--pins-guards] [--vset=] [--ldd32-step=]
[--ldd32-cache=] [--ldd-step=] [--ldd-cache=]
[--cache-ratio=] [--max-increase=]
[--min-free-nodes=] [--fdd-bits=]
[--fdd-reorder=]
[--vset-cache-diff=] [--no-soundness-check] [--precise]
[--next-union] [--peak-nodes] [--maxsum=]
[--block-size=] [--cluster-size=] [-v] [-q]
[--debug=] [--stats] [--where] [--when]
[--timeout=INT] [--version] [-h|--help] [--usage]
[OPTIONS] []
Could not compute solution for formula : NoC3x3-PT-1A-CTLFireability-2024-00
Could not compute solution for formula : NoC3x3-PT-1A-CTLFireability-2024-01
Could not compute solution for formula : NoC3x3-PT-1A-CTLFireability-2024-02
Could not compute solution for formula : NoC3x3-PT-1A-CTLFireability-2024-03
Could not compute solution for formula : NoC3x3-PT-1A-CTLFireability-2024-04
Could not compute solution for formula : NoC3x3-PT-1A-CTLFireability-2024-05
Could not compute solution for formula : NoC3x3-PT-1A-CTLFireability-2024-06
Could not compute solution for formula : NoC3x3-PT-1A-CTLFireability-2024-07
Could not compute solution for formula : NoC3x3-PT-1A-CTLFireability-2024-08
Could not compute solution for formula : NoC3x3-PT-1A-CTLFireability-2024-09
Could not compute solution for formula : NoC3x3-PT-1A-CTLFireability-2024-10
Could not compute solution for formula : NoC3x3-PT-1A-CTLFireability-2024-11
Could not compute solution for formula : NoC3x3-PT-1A-CTLFireability-2023-13
Could not compute solution for formula : NoC3x3-PT-1A-CTLFireability-2023-14
Could not compute solution for formula : NoC3x3-PT-1A-CTLFireability-2023-15

BK_STOP 1717239982577

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2024
ctl formula name NoC3x3-PT-1A-CTLFireability-2024-00
ctl formula formula --ctl=/tmp/503/ctl_0_
ctl formula name NoC3x3-PT-1A-CTLFireability-2024-01
ctl formula formula --ctl=/tmp/503/ctl_1_
ctl formula name NoC3x3-PT-1A-CTLFireability-2024-02
ctl formula formula --ctl=/tmp/503/ctl_2_
ctl formula name NoC3x3-PT-1A-CTLFireability-2024-03
ctl formula formula --ctl=/tmp/503/ctl_3_
ctl formula name NoC3x3-PT-1A-CTLFireability-2024-04
ctl formula formula --ctl=/tmp/503/ctl_4_
ctl formula name NoC3x3-PT-1A-CTLFireability-2024-05
ctl formula formula --ctl=/tmp/503/ctl_5_
ctl formula name NoC3x3-PT-1A-CTLFireability-2024-06
ctl formula formula --ctl=/tmp/503/ctl_6_
ctl formula name NoC3x3-PT-1A-CTLFireability-2024-07
ctl formula formula --ctl=/tmp/503/ctl_7_
ctl formula name NoC3x3-PT-1A-CTLFireability-2024-08
ctl formula formula --ctl=/tmp/503/ctl_8_
ctl formula name NoC3x3-PT-1A-CTLFireability-2024-09
ctl formula formula --ctl=/tmp/503/ctl_9_
ctl formula name NoC3x3-PT-1A-CTLFireability-2024-10
ctl formula formula --ctl=/tmp/503/ctl_10_
ctl formula name NoC3x3-PT-1A-CTLFireability-2024-11
ctl formula formula --ctl=/tmp/503/ctl_11_
ctl formula name NoC3x3-PT-1A-CTLFireability-2023-13
ctl formula formula --ctl=/tmp/503/ctl_12_
ctl formula name NoC3x3-PT-1A-CTLFireability-2023-14
ctl formula formula --ctl=/tmp/503/ctl_13_
ctl formula name NoC3x3-PT-1A-CTLFireability-2023-15
ctl formula formula --ctl=/tmp/503/ctl_14_
pnml2lts-sym, ** error **: unknown vector set implementation lddmc

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="NoC3x3-PT-1A"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is NoC3x3-PT-1A, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r508-tall-171654351900554"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/NoC3x3-PT-1A.tgz
mv NoC3x3-PT-1A execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;