Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r500-smll-171649587900314.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is HypertorusGrid-PT-d4k3p2b08, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r500-smll-171649587900314
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.3M
-rw-r--r-- 1 mcc users 6.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.7K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.9K Apr 22 14:49 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Apr 22 14:49 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.2K Apr 22 14:49 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:49 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 13 07:12 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 94K Apr 13 07:12 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 23K Apr 13 06:07 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 149K Apr 13 06:07 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K May 19 07:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K May 19 15:27 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 10 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rwxr-xr-x 1 mcc users 2.8M May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-00
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-01
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-02
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-03
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-04
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-05
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-06
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-07
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-08
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-09
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-10
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-11
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-CTLFireability-2023-12
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-CTLFireability-2023-13
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-CTLFireability-2023-14
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-CTLFireability-2023-15

=== Now, execution of the tool begins

BK_START 1717276661633

Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=HypertorusGrid-PT-d4k3p2b08
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-06-01 21:17:44] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-06-01 21:17:44] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-06-01 21:17:45] [INFO ] Load time of PNML (sax parser for PT used): 729 ms
[2024-06-01 21:17:45] [INFO ] Transformed 2025 places.
[2024-06-01 21:17:45] [INFO ] Transformed 5184 transitions.
[2024-06-01 21:17:45] [INFO ] Parsed PT model containing 2025 places and 5184 transitions and 20736 arcs in 1108 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 35 ms.
Support contains 182 out of 2025 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 2025/2025 places, 5184/5184 transitions.
Applied a total of 0 rules in 392 ms. Remains 2025 /2025 variables (removed 0) and now considering 5184/5184 (removed 0) transitions.
// Phase 1: matrix 5184 rows 2025 cols
[2024-06-01 21:17:46] [INFO ] Computed 730 invariants in 305 ms
[2024-06-01 21:17:50] [INFO ] Implicit Places using invariants in 4338 ms returned []
[2024-06-01 21:17:50] [INFO ] Invariant cache hit.
[2024-06-01 21:17:57] [INFO ] Implicit Places using invariants and state equation in 7696 ms returned []
Implicit Place search using SMT with State Equation took 12104 ms to find 0 implicit places.
Running 4536 sub problems to find dead transitions.
[2024-06-01 21:17:58] [INFO ] Invariant cache hit.
Solver is answering 'unknown', stopping.
After SMT solving in domain Real declared 729/7209 variables, and 0 constraints, problems are : Problem set: 0 solved, 4536 unsolved in 30271 ms.
Refiners :[Positive P Invariants (semi-flows): 0/729 constraints, Generalized P Invariants (flows): 0/1 constraints, State Equation: 0/2025 constraints, PredecessorRefiner: 4536/4536 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 4536 unsolved
Error getting values : (error "ParserException while parsing response: ((s648 1)
(s649 1)
(s650 1)
(s651 1)
(s652 1)
(s653 1)
(s654 1)
(s655 1)
(s656 1)
(s657 1)
(s658 1)
(s659 1)
(s660 1)
(s661 1)
(s662 timeout
org.smtlib.IParser$ParserException: Unbalanced parentheses at end of input")
Solver is answering 'unknown', stopping.
After SMT solving in domain Int declared 729/7209 variables, and 0 constraints, problems are : Problem set: 0 solved, 4536 unsolved in 30127 ms.
Refiners :[Positive P Invariants (semi-flows): 0/729 constraints, Generalized P Invariants (flows): 0/1 constraints, State Equation: 0/2025 constraints, PredecessorRefiner: 0/4536 constraints, Known Traps: 0/0 constraints]
After SMT, in 68284ms problems are : Problem set: 0 solved, 4536 unsolved
Search for dead transitions found 0 dead transitions in 68385ms
Finished structural reductions in LTL mode , in 1 iterations and 80945 ms. Remains : 2025/2025 places, 5184/5184 transitions.
Support contains 182 out of 2025 places after structural reductions.
[2024-06-01 21:19:07] [INFO ] Flatten gal took : 561 ms
[2024-06-01 21:19:07] [INFO ] Flatten gal took : 302 ms
[2024-06-01 21:19:08] [INFO ] Input system was already deterministic with 5184 transitions.
Support contains 179 out of 2025 places (down from 182) after GAL structural reductions.
RANDOM walk for 39397 steps (8 resets) in 10897 ms. (3 steps per ms) remains 0/81 properties
[2024-06-01 21:19:12] [INFO ] Flatten gal took : 342 ms
[2024-06-01 21:19:12] [INFO ] Flatten gal took : 229 ms
[2024-06-01 21:19:12] [INFO ] Input system was already deterministic with 5184 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 2025/2025 places, 5184/5184 transitions.
Applied a total of 0 rules in 192 ms. Remains 2025 /2025 variables (removed 0) and now considering 5184/5184 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 193 ms. Remains : 2025/2025 places, 5184/5184 transitions.
[2024-06-01 21:19:13] [INFO ] Flatten gal took : 154 ms
[2024-06-01 21:19:13] [INFO ] Flatten gal took : 173 ms
[2024-06-01 21:19:13] [INFO ] Input system was already deterministic with 5184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2025/2025 places, 5184/5184 transitions.
Applied a total of 0 rules in 106 ms. Remains 2025 /2025 variables (removed 0) and now considering 5184/5184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 107 ms. Remains : 2025/2025 places, 5184/5184 transitions.
[2024-06-01 21:19:14] [INFO ] Flatten gal took : 146 ms
[2024-06-01 21:19:14] [INFO ] Flatten gal took : 163 ms
[2024-06-01 21:19:14] [INFO ] Input system was already deterministic with 5184 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 2025/2025 places, 5184/5184 transitions.
Applied a total of 0 rules in 151 ms. Remains 2025 /2025 variables (removed 0) and now considering 5184/5184 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 152 ms. Remains : 2025/2025 places, 5184/5184 transitions.
[2024-06-01 21:19:14] [INFO ] Flatten gal took : 143 ms
[2024-06-01 21:19:15] [INFO ] Flatten gal took : 160 ms
[2024-06-01 21:19:15] [INFO ] Input system was already deterministic with 5184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2025/2025 places, 5184/5184 transitions.
Applied a total of 0 rules in 96 ms. Remains 2025 /2025 variables (removed 0) and now considering 5184/5184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 100 ms. Remains : 2025/2025 places, 5184/5184 transitions.
[2024-06-01 21:19:15] [INFO ] Flatten gal took : 147 ms
[2024-06-01 21:19:15] [INFO ] Flatten gal took : 165 ms
[2024-06-01 21:19:16] [INFO ] Input system was already deterministic with 5184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2025/2025 places, 5184/5184 transitions.
Applied a total of 0 rules in 95 ms. Remains 2025 /2025 variables (removed 0) and now considering 5184/5184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 98 ms. Remains : 2025/2025 places, 5184/5184 transitions.
[2024-06-01 21:19:16] [INFO ] Flatten gal took : 141 ms
[2024-06-01 21:19:16] [INFO ] Flatten gal took : 161 ms
[2024-06-01 21:19:16] [INFO ] Input system was already deterministic with 5184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2025/2025 places, 5184/5184 transitions.
Applied a total of 0 rules in 90 ms. Remains 2025 /2025 variables (removed 0) and now considering 5184/5184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 91 ms. Remains : 2025/2025 places, 5184/5184 transitions.
[2024-06-01 21:19:17] [INFO ] Flatten gal took : 136 ms
[2024-06-01 21:19:17] [INFO ] Flatten gal took : 160 ms
[2024-06-01 21:19:17] [INFO ] Input system was already deterministic with 5184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2025/2025 places, 5184/5184 transitions.
Applied a total of 0 rules in 90 ms. Remains 2025 /2025 variables (removed 0) and now considering 5184/5184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 90 ms. Remains : 2025/2025 places, 5184/5184 transitions.
[2024-06-01 21:19:17] [INFO ] Flatten gal took : 140 ms
[2024-06-01 21:19:18] [INFO ] Flatten gal took : 155 ms
[2024-06-01 21:19:18] [INFO ] Input system was already deterministic with 5184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2025/2025 places, 5184/5184 transitions.
Applied a total of 0 rules in 89 ms. Remains 2025 /2025 variables (removed 0) and now considering 5184/5184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 90 ms. Remains : 2025/2025 places, 5184/5184 transitions.
[2024-06-01 21:19:18] [INFO ] Flatten gal took : 137 ms
[2024-06-01 21:19:18] [INFO ] Flatten gal took : 155 ms
[2024-06-01 21:19:18] [INFO ] Input system was already deterministic with 5184 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 2025/2025 places, 5184/5184 transitions.
Applied a total of 0 rules in 133 ms. Remains 2025 /2025 variables (removed 0) and now considering 5184/5184 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 133 ms. Remains : 2025/2025 places, 5184/5184 transitions.
[2024-06-01 21:19:19] [INFO ] Flatten gal took : 136 ms
[2024-06-01 21:19:19] [INFO ] Flatten gal took : 154 ms
[2024-06-01 21:19:19] [INFO ] Input system was already deterministic with 5184 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 2025/2025 places, 5184/5184 transitions.
Applied a total of 0 rules in 127 ms. Remains 2025 /2025 variables (removed 0) and now considering 5184/5184 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 127 ms. Remains : 2025/2025 places, 5184/5184 transitions.
[2024-06-01 21:19:20] [INFO ] Flatten gal took : 136 ms
[2024-06-01 21:19:20] [INFO ] Flatten gal took : 160 ms
[2024-06-01 21:19:20] [INFO ] Input system was already deterministic with 5184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2025/2025 places, 5184/5184 transitions.
Applied a total of 0 rules in 91 ms. Remains 2025 /2025 variables (removed 0) and now considering 5184/5184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 91 ms. Remains : 2025/2025 places, 5184/5184 transitions.
[2024-06-01 21:19:20] [INFO ] Flatten gal took : 132 ms
[2024-06-01 21:19:20] [INFO ] Flatten gal took : 152 ms
[2024-06-01 21:19:21] [INFO ] Input system was already deterministic with 5184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2025/2025 places, 5184/5184 transitions.
Applied a total of 0 rules in 89 ms. Remains 2025 /2025 variables (removed 0) and now considering 5184/5184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 90 ms. Remains : 2025/2025 places, 5184/5184 transitions.
[2024-06-01 21:19:21] [INFO ] Flatten gal took : 135 ms
[2024-06-01 21:19:21] [INFO ] Flatten gal took : 155 ms
[2024-06-01 21:19:21] [INFO ] Input system was already deterministic with 5184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2025/2025 places, 5184/5184 transitions.
Applied a total of 0 rules in 89 ms. Remains 2025 /2025 variables (removed 0) and now considering 5184/5184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 89 ms. Remains : 2025/2025 places, 5184/5184 transitions.
[2024-06-01 21:19:22] [INFO ] Flatten gal took : 138 ms
[2024-06-01 21:19:22] [INFO ] Flatten gal took : 251 ms
[2024-06-01 21:19:22] [INFO ] Input system was already deterministic with 5184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2025/2025 places, 5184/5184 transitions.
Applied a total of 0 rules in 91 ms. Remains 2025 /2025 variables (removed 0) and now considering 5184/5184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 91 ms. Remains : 2025/2025 places, 5184/5184 transitions.
[2024-06-01 21:19:23] [INFO ] Flatten gal took : 137 ms
[2024-06-01 21:19:23] [INFO ] Flatten gal took : 153 ms
[2024-06-01 21:19:23] [INFO ] Input system was already deterministic with 5184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2025/2025 places, 5184/5184 transitions.
Applied a total of 0 rules in 90 ms. Remains 2025 /2025 variables (removed 0) and now considering 5184/5184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 90 ms. Remains : 2025/2025 places, 5184/5184 transitions.
[2024-06-01 21:19:23] [INFO ] Flatten gal took : 136 ms
[2024-06-01 21:19:23] [INFO ] Flatten gal took : 153 ms
[2024-06-01 21:19:24] [INFO ] Input system was already deterministic with 5184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2025/2025 places, 5184/5184 transitions.
Applied a total of 0 rules in 89 ms. Remains 2025 /2025 variables (removed 0) and now considering 5184/5184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 89 ms. Remains : 2025/2025 places, 5184/5184 transitions.
[2024-06-01 21:19:24] [INFO ] Flatten gal took : 132 ms
[2024-06-01 21:19:24] [INFO ] Flatten gal took : 154 ms
[2024-06-01 21:19:24] [INFO ] Input system was already deterministic with 5184 transitions.
[2024-06-01 21:19:25] [INFO ] Flatten gal took : 147 ms
[2024-06-01 21:19:25] [INFO ] Flatten gal took : 154 ms
[2024-06-01 21:19:25] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 6 ms.
[2024-06-01 21:19:25] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 2025 places, 5184 transitions and 20736 arcs took 35 ms.
Total runtime 101253 ms.
There are residual formulas that ITS could not solve within timeout
Usage: pnml2lts-sym [-gvqh] [--order=]
[--mu-opt] [--saturation=]
[--sat-granularity=] [--save-sat-levels]
[--guidance=] [-d|--deadlock]
[--action=] [-i|--invariant=STRING] [-n|--no-exit]
[--trace=] [--type=]
[--mu=.mu] [--ctl-star=.ctl]
[--ctl=.ctl] [--ltl=.ltl] [--dot=STRING]
[--save-levels=STRING] [--pg-solve] [--attr=]
[--saturating-attractor] [--write-strategy=.spg]
[--check-strategy] [--interactive-play] [--player]
[--pg-write=.spg] [--no-matrix] [--noack=<1|2>]
[--edge-label=] [--labels] [-m|--matrix]
[--mucalc=.mcf|] [-c|--cache]
[--allow-undefined-edges] [--allow-undefined-values]
[-p|--por= (default: heur)]
[--weak=[valmari] (default: uses stronger left-commutativity)]
[--leap] [-r|--regroup=<(T,)+>] [--sloan-w1=] [--sloan-w2=]
[--cw-max-cols=] [--cw-max-rows=] [--col-ins=<(C.C',)+>]
[--mh-timeout=] [--row-perm=<(R,)+>] [--col-perm=<(C,)+>]
[--graph-metrics] [--regroup-exit] [--regroup-time]
[-g|--pins-guards] [--vset=] [--ldd32-step=]
[--ldd32-cache=] [--ldd-step=] [--ldd-cache=]
[--cache-ratio=] [--max-increase=]
[--min-free-nodes=] [--fdd-bits=]
[--fdd-reorder=]
[--vset-cache-diff=] [--no-soundness-check] [--precise]
[--next-union] [--peak-nodes] [--maxsum=]
[--block-size=] [--cluster-size=] [-v] [-q]
[--debug=] [--stats] [--where] [--when]
[--timeout=INT] [--version] [-h|--help] [--usage]
[OPTIONS] []
Could not compute solution for formula : HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-00
Could not compute solution for formula : HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-01
Could not compute solution for formula : HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-02
Could not compute solution for formula : HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-03
Could not compute solution for formula : HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-04
Could not compute solution for formula : HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-05
Could not compute solution for formula : HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-06
Could not compute solution for formula : HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-07
Could not compute solution for formula : HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-08
Could not compute solution for formula : HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-09
Could not compute solution for formula : HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-10
Could not compute solution for formula : HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-11
Could not compute solution for formula : HypertorusGrid-PT-d4k3p2b08-CTLFireability-2023-12
Could not compute solution for formula : HypertorusGrid-PT-d4k3p2b08-CTLFireability-2023-13
Could not compute solution for formula : HypertorusGrid-PT-d4k3p2b08-CTLFireability-2023-14
Could not compute solution for formula : HypertorusGrid-PT-d4k3p2b08-CTLFireability-2023-15

BK_STOP 1717276765736

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2024
ctl formula name HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-00
ctl formula formula --ctl=/tmp/521/ctl_0_
ctl formula name HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-01
ctl formula formula --ctl=/tmp/521/ctl_1_
ctl formula name HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-02
ctl formula formula --ctl=/tmp/521/ctl_2_
ctl formula name HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-03
ctl formula formula --ctl=/tmp/521/ctl_3_
ctl formula name HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-04
ctl formula formula --ctl=/tmp/521/ctl_4_
ctl formula name HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-05
ctl formula formula --ctl=/tmp/521/ctl_5_
ctl formula name HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-06
ctl formula formula --ctl=/tmp/521/ctl_6_
ctl formula name HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-07
ctl formula formula --ctl=/tmp/521/ctl_7_
ctl formula name HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-08
ctl formula formula --ctl=/tmp/521/ctl_8_
ctl formula name HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-09
ctl formula formula --ctl=/tmp/521/ctl_9_
ctl formula name HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-10
ctl formula formula --ctl=/tmp/521/ctl_10_
ctl formula name HypertorusGrid-PT-d4k3p2b08-CTLFireability-2024-11
ctl formula formula --ctl=/tmp/521/ctl_11_
ctl formula name HypertorusGrid-PT-d4k3p2b08-CTLFireability-2023-12
ctl formula formula --ctl=/tmp/521/ctl_12_
ctl formula name HypertorusGrid-PT-d4k3p2b08-CTLFireability-2023-13
ctl formula formula --ctl=/tmp/521/ctl_13_
ctl formula name HypertorusGrid-PT-d4k3p2b08-CTLFireability-2023-14
ctl formula formula --ctl=/tmp/521/ctl_14_
ctl formula name HypertorusGrid-PT-d4k3p2b08-CTLFireability-2023-15
ctl formula formula --ctl=/tmp/521/ctl_15_
pnml2lts-sym, ** error **: unknown vector set implementation lddmc

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HypertorusGrid-PT-d4k3p2b08"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is HypertorusGrid-PT-d4k3p2b08, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r500-smll-171649587900314"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/HypertorusGrid-PT-d4k3p2b08.tgz
mv HypertorusGrid-PT-d4k3p2b08 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;