Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r500-smll-171649587400074.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is HirschbergSinclair-PT-15, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r500-smll-171649587400074
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 696K
-rw-r--r-- 1 mcc users 11K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 86K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.2K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 5.4K May 19 07:10 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K May 19 15:58 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.1K May 19 07:18 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 18:27 LTLFireability.xml
-rw-r--r-- 1 mcc users 22K Apr 13 03:06 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 166K Apr 13 03:06 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 13 03:05 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 59K Apr 13 03:05 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Apr 22 14:48 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Apr 22 14:48 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 173K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME HirschbergSinclair-PT-15-CTLFireability-2024-00
FORMULA_NAME HirschbergSinclair-PT-15-CTLFireability-2024-01
FORMULA_NAME HirschbergSinclair-PT-15-CTLFireability-2024-02
FORMULA_NAME HirschbergSinclair-PT-15-CTLFireability-2024-03
FORMULA_NAME HirschbergSinclair-PT-15-CTLFireability-2024-04
FORMULA_NAME HirschbergSinclair-PT-15-CTLFireability-2024-05
FORMULA_NAME HirschbergSinclair-PT-15-CTLFireability-2024-06
FORMULA_NAME HirschbergSinclair-PT-15-CTLFireability-2024-07
FORMULA_NAME HirschbergSinclair-PT-15-CTLFireability-2024-08
FORMULA_NAME HirschbergSinclair-PT-15-CTLFireability-2024-09
FORMULA_NAME HirschbergSinclair-PT-15-CTLFireability-2024-10
FORMULA_NAME HirschbergSinclair-PT-15-CTLFireability-2024-11
FORMULA_NAME HirschbergSinclair-PT-15-CTLFireability-2023-12
FORMULA_NAME HirschbergSinclair-PT-15-CTLFireability-2023-13
FORMULA_NAME HirschbergSinclair-PT-15-CTLFireability-2023-14
FORMULA_NAME HirschbergSinclair-PT-15-CTLFireability-2023-15

=== Now, execution of the tool begins

BK_START 1717238946828

Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=HirschbergSinclair-PT-15
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-06-01 10:49:09] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-06-01 10:49:09] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-06-01 10:49:09] [INFO ] Load time of PNML (sax parser for PT used): 179 ms
[2024-06-01 10:49:09] [INFO ] Transformed 330 places.
[2024-06-01 10:49:09] [INFO ] Transformed 296 transitions.
[2024-06-01 10:49:09] [INFO ] Parsed PT model containing 330 places and 296 transitions and 906 arcs in 411 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 30 ms.
Support contains 121 out of 330 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 330/330 places, 296/296 transitions.
Reduce places removed 15 places and 0 transitions.
Iterating post reduction 0 with 15 rules applied. Total rules applied 15 place count 315 transition count 296
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 21 place count 309 transition count 290
Iterating global reduction 1 with 6 rules applied. Total rules applied 27 place count 309 transition count 290
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 31 place count 305 transition count 286
Iterating global reduction 1 with 4 rules applied. Total rules applied 35 place count 305 transition count 286
Applied a total of 35 rules in 285 ms. Remains 305 /330 variables (removed 25) and now considering 286/296 (removed 10) transitions.
// Phase 1: matrix 286 rows 305 cols
[2024-06-01 10:49:10] [INFO ] Computed 19 invariants in 43 ms
[2024-06-01 10:49:10] [INFO ] Implicit Places using invariants in 625 ms returned []
[2024-06-01 10:49:10] [INFO ] Invariant cache hit.
[2024-06-01 10:49:11] [INFO ] Implicit Places using invariants and state equation in 650 ms returned []
Implicit Place search using SMT with State Equation took 1344 ms to find 0 implicit places.
Running 271 sub problems to find dead transitions.
[2024-06-01 10:49:11] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/290 variables, 4/4 constraints. Problems are: Problem set: 0 solved, 271 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/290 variables, 0/4 constraints. Problems are: Problem set: 0 solved, 271 unsolved
At refinement iteration 2 (OVERLAPS) 15/305 variables, 15/19 constraints. Problems are: Problem set: 0 solved, 271 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/305 variables, 0/19 constraints. Problems are: Problem set: 0 solved, 271 unsolved
At refinement iteration 4 (OVERLAPS) 286/591 variables, 305/324 constraints. Problems are: Problem set: 0 solved, 271 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/591 variables, 0/324 constraints. Problems are: Problem set: 0 solved, 271 unsolved
At refinement iteration 6 (OVERLAPS) 0/591 variables, 0/324 constraints. Problems are: Problem set: 0 solved, 271 unsolved
No progress, stopping.
After SMT solving in domain Real declared 591/591 variables, and 324 constraints, problems are : Problem set: 0 solved, 271 unsolved in 25546 ms.
Refiners :[Generalized P Invariants (flows): 19/19 constraints, State Equation: 305/305 constraints, PredecessorRefiner: 271/271 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 271 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/290 variables, 4/4 constraints. Problems are: Problem set: 0 solved, 271 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/290 variables, 0/4 constraints. Problems are: Problem set: 0 solved, 271 unsolved
At refinement iteration 2 (OVERLAPS) 15/305 variables, 15/19 constraints. Problems are: Problem set: 0 solved, 271 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/305 variables, 0/19 constraints. Problems are: Problem set: 0 solved, 271 unsolved
At refinement iteration 4 (OVERLAPS) 286/591 variables, 305/324 constraints. Problems are: Problem set: 0 solved, 271 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/591 variables, 271/595 constraints. Problems are: Problem set: 0 solved, 271 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Int declared 591/591 variables, and 595 constraints, problems are : Problem set: 0 solved, 271 unsolved in 30037 ms.
Refiners :[Generalized P Invariants (flows): 19/19 constraints, State Equation: 305/305 constraints, PredecessorRefiner: 271/271 constraints, Known Traps: 0/0 constraints]
After SMT, in 55944ms problems are : Problem set: 0 solved, 271 unsolved
Search for dead transitions found 0 dead transitions in 55981ms
Starting structural reductions in LTL mode, iteration 1 : 305/330 places, 286/296 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 57663 ms. Remains : 305/330 places, 286/296 transitions.
Support contains 121 out of 305 places after structural reductions.
[2024-06-01 10:50:07] [INFO ] Flatten gal took : 114 ms
[2024-06-01 10:50:07] [INFO ] Flatten gal took : 50 ms
[2024-06-01 10:50:08] [INFO ] Input system was already deterministic with 286 transitions.
Support contains 119 out of 305 places (down from 121) after GAL structural reductions.
RANDOM walk for 40000 steps (132 resets) in 2642 ms. (15 steps per ms) remains 7/84 properties
BEST_FIRST walk for 40004 steps (16 resets) in 412 ms. (96 steps per ms) remains 7/7 properties
BEST_FIRST walk for 40003 steps (16 resets) in 193 ms. (206 steps per ms) remains 6/7 properties
BEST_FIRST walk for 40004 steps (20 resets) in 133 ms. (298 steps per ms) remains 6/6 properties
BEST_FIRST walk for 40004 steps (16 resets) in 179 ms. (222 steps per ms) remains 6/6 properties
BEST_FIRST walk for 40004 steps (20 resets) in 76 ms. (519 steps per ms) remains 6/6 properties
BEST_FIRST walk for 40001 steps (16 resets) in 116 ms. (341 steps per ms) remains 6/6 properties
BEST_FIRST walk for 40004 steps (16 resets) in 79 ms. (500 steps per ms) remains 6/6 properties
[2024-06-01 10:50:09] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/31 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 6 unsolved
At refinement iteration 1 (OVERLAPS) 239/270 variables, 19/19 constraints. Problems are: Problem set: 0 solved, 6 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/270 variables, 0/19 constraints. Problems are: Problem set: 0 solved, 6 unsolved
Problem AtomicPropp7 is UNSAT
Problem AtomicPropp38 is UNSAT
Problem AtomicPropp50 is UNSAT
Problem AtomicPropp55 is UNSAT
Problem AtomicPropp75 is UNSAT
All remaining problems are real, not stopping.
At refinement iteration 3 (OVERLAPS) 286/556 variables, 270/289 constraints. Problems are: Problem set: 5 solved, 1 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/556 variables, 0/289 constraints. Problems are: Problem set: 5 solved, 1 unsolved
At refinement iteration 5 (OVERLAPS) 35/591 variables, 35/324 constraints. Problems are: Problem set: 5 solved, 1 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/591 variables, 0/324 constraints. Problems are: Problem set: 5 solved, 1 unsolved
At refinement iteration 7 (OVERLAPS) 0/591 variables, 0/324 constraints. Problems are: Problem set: 5 solved, 1 unsolved
No progress, stopping.
After SMT solving in domain Real declared 591/591 variables, and 324 constraints, problems are : Problem set: 5 solved, 1 unsolved in 333 ms.
Refiners :[Generalized P Invariants (flows): 19/19 constraints, State Equation: 305/305 constraints, PredecessorRefiner: 6/6 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 5 solved, 1 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/12 variables, 0/0 constraints. Problems are: Problem set: 5 solved, 1 unsolved
At refinement iteration 1 (OVERLAPS) 249/261 variables, 17/17 constraints. Problems are: Problem set: 5 solved, 1 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/261 variables, 0/17 constraints. Problems are: Problem set: 5 solved, 1 unsolved
At refinement iteration 3 (OVERLAPS) 8/269 variables, 2/19 constraints. Problems are: Problem set: 5 solved, 1 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/269 variables, 0/19 constraints. Problems are: Problem set: 5 solved, 1 unsolved
At refinement iteration 5 (OVERLAPS) 286/555 variables, 269/288 constraints. Problems are: Problem set: 5 solved, 1 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/555 variables, 0/288 constraints. Problems are: Problem set: 5 solved, 1 unsolved
At refinement iteration 7 (OVERLAPS) 36/591 variables, 36/324 constraints. Problems are: Problem set: 5 solved, 1 unsolved
At refinement iteration 8 (INCLUDED_ONLY) 0/591 variables, 1/325 constraints. Problems are: Problem set: 5 solved, 1 unsolved
At refinement iteration 9 (INCLUDED_ONLY) 0/591 variables, 0/325 constraints. Problems are: Problem set: 5 solved, 1 unsolved
At refinement iteration 10 (OVERLAPS) 0/591 variables, 0/325 constraints. Problems are: Problem set: 5 solved, 1 unsolved
No progress, stopping.
After SMT solving in domain Int declared 591/591 variables, and 325 constraints, problems are : Problem set: 5 solved, 1 unsolved in 442 ms.
Refiners :[Generalized P Invariants (flows): 19/19 constraints, State Equation: 305/305 constraints, PredecessorRefiner: 1/6 constraints, Known Traps: 0/0 constraints]
After SMT, in 797ms problems are : Problem set: 5 solved, 1 unsolved
Parikh walk visited 0 properties in 48 ms.
Support contains 12 out of 305 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 305/305 places, 286/286 transitions.
Graph (complete) has 569 edges and 305 vertex of which 303 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.2 ms
Discarding 2 places :
Also discarding 0 output transitions
Drop transitions (Empty/Sink Transition effects.) removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 78 transitions
Trivial Post-agglo rules discarded 78 transitions
Performed 78 trivial Post agglomeration. Transition count delta: 78
Iterating post reduction 0 with 80 rules applied. Total rules applied 81 place count 303 transition count 206
Reduce places removed 78 places and 0 transitions.
Graph (complete) has 396 edges and 225 vertex of which 211 are kept as prefixes of interest. Removing 14 places using SCC suffix rule.1 ms
Discarding 14 places :
Also discarding 0 output transitions
Iterating post reduction 1 with 79 rules applied. Total rules applied 160 place count 211 transition count 206
Drop transitions (Empty/Sink Transition effects.) removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Iterating post reduction 2 with 14 rules applied. Total rules applied 174 place count 211 transition count 192
Discarding 12 places :
Symmetric choice reduction at 3 with 12 rule applications. Total rules 186 place count 199 transition count 180
Iterating global reduction 3 with 12 rules applied. Total rules applied 198 place count 199 transition count 180
Drop transitions (Trivial Post-Agglo cleanup.) removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 3 with 1 rules applied. Total rules applied 199 place count 199 transition count 179
Reduce places removed 1 places and 0 transitions.
Graph (complete) has 352 edges and 198 vertex of which 196 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.1 ms
Discarding 2 places :
Also discarding 0 output transitions
Iterating post reduction 4 with 2 rules applied. Total rules applied 201 place count 196 transition count 179
Drop transitions (Empty/Sink Transition effects.) removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 203 place count 196 transition count 177
Discarding 8 places :
Symmetric choice reduction at 6 with 8 rule applications. Total rules 211 place count 188 transition count 169
Iterating global reduction 6 with 8 rules applied. Total rules applied 219 place count 188 transition count 169
Free-agglomeration rule (complex) applied 12 times.
Iterating global reduction 6 with 12 rules applied. Total rules applied 231 place count 188 transition count 157
Reduce places removed 12 places and 0 transitions.
Iterating post reduction 6 with 12 rules applied. Total rules applied 243 place count 176 transition count 157
Reduce places removed 10 places and 10 transitions.
Iterating global reduction 7 with 10 rules applied. Total rules applied 253 place count 166 transition count 147
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 254 place count 165 transition count 147
Performed 9 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 8 with 9 Pre rules applied. Total rules applied 254 place count 165 transition count 138
Deduced a syphon composed of 9 places in 1 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 8 with 18 rules applied. Total rules applied 272 place count 156 transition count 138
Applied a total of 272 rules in 154 ms. Remains 156 /305 variables (removed 149) and now considering 138/286 (removed 148) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 154 ms. Remains : 156/305 places, 138/286 transitions.
RANDOM walk for 40000 steps (255 resets) in 590 ms. (67 steps per ms) remains 1/1 properties
BEST_FIRST walk for 26865 steps (34 resets) in 172 ms. (155 steps per ms) remains 0/1 properties
Successfully simplified 5 atomic propositions for a total of 16 simplifications.
[2024-06-01 10:50:10] [INFO ] Flatten gal took : 39 ms
[2024-06-01 10:50:10] [INFO ] Flatten gal took : 41 ms
[2024-06-01 10:50:10] [INFO ] Input system was already deterministic with 286 transitions.
Support contains 94 out of 305 places (down from 106) after GAL structural reductions.
FORMULA HirschbergSinclair-PT-15-CTLFireability-2023-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Computed a total of 305 stabilizing places and 286 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 305 transition count 286
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
AF dead knowledge conclusive for 2 formulas.
FORMULA HirschbergSinclair-PT-15-CTLFireability-2024-07 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Starting structural reductions in SI_CTL mode, iteration 0 : 305/305 places, 286/286 transitions.
Reduce places removed 14 places and 14 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 123 transitions
Trivial Post-agglo rules discarded 123 transitions
Performed 123 trivial Post agglomeration. Transition count delta: 123
Iterating post reduction 0 with 123 rules applied. Total rules applied 123 place count 291 transition count 149
Reduce places removed 123 places and 0 transitions.
Iterating post reduction 1 with 123 rules applied. Total rules applied 246 place count 168 transition count 149
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 257 place count 157 transition count 138
Iterating global reduction 2 with 11 rules applied. Total rules applied 268 place count 157 transition count 138
Drop transitions (Trivial Post-Agglo cleanup.) removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 2 with 2 rules applied. Total rules applied 270 place count 157 transition count 136
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 272 place count 155 transition count 136
Applied a total of 272 rules in 48 ms. Remains 155 /305 variables (removed 150) and now considering 136/286 (removed 150) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 48 ms. Remains : 155/305 places, 136/286 transitions.
[2024-06-01 10:50:10] [INFO ] Flatten gal took : 15 ms
[2024-06-01 10:50:10] [INFO ] Flatten gal took : 18 ms
[2024-06-01 10:50:11] [INFO ] Input system was already deterministic with 136 transitions.
Starting structural reductions in LTL mode, iteration 0 : 305/305 places, 286/286 transitions.
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 11 place count 294 transition count 275
Iterating global reduction 0 with 11 rules applied. Total rules applied 22 place count 294 transition count 275
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 31 place count 285 transition count 266
Iterating global reduction 0 with 9 rules applied. Total rules applied 40 place count 285 transition count 266
Applied a total of 40 rules in 64 ms. Remains 285 /305 variables (removed 20) and now considering 266/286 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 64 ms. Remains : 285/305 places, 266/286 transitions.
[2024-06-01 10:50:11] [INFO ] Flatten gal took : 32 ms
[2024-06-01 10:50:11] [INFO ] Flatten gal took : 32 ms
[2024-06-01 10:50:11] [INFO ] Input system was already deterministic with 266 transitions.
Starting structural reductions in LTL mode, iteration 0 : 305/305 places, 286/286 transitions.
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 11 place count 294 transition count 275
Iterating global reduction 0 with 11 rules applied. Total rules applied 22 place count 294 transition count 275
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 31 place count 285 transition count 266
Iterating global reduction 0 with 9 rules applied. Total rules applied 40 place count 285 transition count 266
Applied a total of 40 rules in 56 ms. Remains 285 /305 variables (removed 20) and now considering 266/286 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 56 ms. Remains : 285/305 places, 266/286 transitions.
[2024-06-01 10:50:11] [INFO ] Flatten gal took : 27 ms
[2024-06-01 10:50:11] [INFO ] Flatten gal took : 30 ms
[2024-06-01 10:50:11] [INFO ] Input system was already deterministic with 266 transitions.
Starting structural reductions in LTL mode, iteration 0 : 305/305 places, 286/286 transitions.
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 10 place count 295 transition count 276
Iterating global reduction 0 with 10 rules applied. Total rules applied 20 place count 295 transition count 276
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 28 place count 287 transition count 268
Iterating global reduction 0 with 8 rules applied. Total rules applied 36 place count 287 transition count 268
Applied a total of 36 rules in 43 ms. Remains 287 /305 variables (removed 18) and now considering 268/286 (removed 18) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 43 ms. Remains : 287/305 places, 268/286 transitions.
[2024-06-01 10:50:11] [INFO ] Flatten gal took : 16 ms
[2024-06-01 10:50:11] [INFO ] Flatten gal took : 19 ms
[2024-06-01 10:50:11] [INFO ] Input system was already deterministic with 268 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 305/305 places, 286/286 transitions.
Reduce places removed 15 places and 15 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 122 transitions
Trivial Post-agglo rules discarded 122 transitions
Performed 122 trivial Post agglomeration. Transition count delta: 122
Iterating post reduction 0 with 122 rules applied. Total rules applied 122 place count 290 transition count 149
Reduce places removed 122 places and 0 transitions.
Iterating post reduction 1 with 122 rules applied. Total rules applied 244 place count 168 transition count 149
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 254 place count 158 transition count 139
Iterating global reduction 2 with 10 rules applied. Total rules applied 264 place count 158 transition count 139
Drop transitions (Trivial Post-Agglo cleanup.) removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 2 with 2 rules applied. Total rules applied 266 place count 158 transition count 137
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 268 place count 156 transition count 137
Applied a total of 268 rules in 23 ms. Remains 156 /305 variables (removed 149) and now considering 137/286 (removed 149) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 23 ms. Remains : 156/305 places, 137/286 transitions.
[2024-06-01 10:50:11] [INFO ] Flatten gal took : 8 ms
[2024-06-01 10:50:11] [INFO ] Flatten gal took : 9 ms
[2024-06-01 10:50:11] [INFO ] Input system was already deterministic with 137 transitions.
Starting structural reductions in LTL mode, iteration 0 : 305/305 places, 286/286 transitions.
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 10 place count 295 transition count 276
Iterating global reduction 0 with 10 rules applied. Total rules applied 20 place count 295 transition count 276
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 29 place count 286 transition count 267
Iterating global reduction 0 with 9 rules applied. Total rules applied 38 place count 286 transition count 267
Applied a total of 38 rules in 23 ms. Remains 286 /305 variables (removed 19) and now considering 267/286 (removed 19) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 23 ms. Remains : 286/305 places, 267/286 transitions.
[2024-06-01 10:50:11] [INFO ] Flatten gal took : 18 ms
[2024-06-01 10:50:11] [INFO ] Flatten gal took : 16 ms
[2024-06-01 10:50:11] [INFO ] Input system was already deterministic with 267 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 305/305 places, 286/286 transitions.
Reduce places removed 14 places and 14 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 111 transitions
Trivial Post-agglo rules discarded 111 transitions
Performed 111 trivial Post agglomeration. Transition count delta: 111
Iterating post reduction 0 with 111 rules applied. Total rules applied 111 place count 291 transition count 161
Reduce places removed 111 places and 0 transitions.
Iterating post reduction 1 with 111 rules applied. Total rules applied 222 place count 180 transition count 161
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 233 place count 169 transition count 150
Iterating global reduction 2 with 11 rules applied. Total rules applied 244 place count 169 transition count 150
Drop transitions (Trivial Post-Agglo cleanup.) removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 2 with 2 rules applied. Total rules applied 246 place count 169 transition count 148
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 248 place count 167 transition count 148
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 249 place count 166 transition count 147
Iterating global reduction 4 with 1 rules applied. Total rules applied 250 place count 166 transition count 147
Applied a total of 250 rules in 30 ms. Remains 166 /305 variables (removed 139) and now considering 147/286 (removed 139) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 31 ms. Remains : 166/305 places, 147/286 transitions.
[2024-06-01 10:50:11] [INFO ] Flatten gal took : 7 ms
[2024-06-01 10:50:11] [INFO ] Flatten gal took : 8 ms
[2024-06-01 10:50:11] [INFO ] Input system was already deterministic with 147 transitions.
Starting structural reductions in LTL mode, iteration 0 : 305/305 places, 286/286 transitions.
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 11 place count 294 transition count 275
Iterating global reduction 0 with 11 rules applied. Total rules applied 22 place count 294 transition count 275
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 31 place count 285 transition count 266
Iterating global reduction 0 with 9 rules applied. Total rules applied 40 place count 285 transition count 266
Applied a total of 40 rules in 32 ms. Remains 285 /305 variables (removed 20) and now considering 266/286 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 32 ms. Remains : 285/305 places, 266/286 transitions.
[2024-06-01 10:50:11] [INFO ] Flatten gal took : 13 ms
[2024-06-01 10:50:11] [INFO ] Flatten gal took : 15 ms
[2024-06-01 10:50:11] [INFO ] Input system was already deterministic with 266 transitions.
Starting structural reductions in LTL mode, iteration 0 : 305/305 places, 286/286 transitions.
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 11 place count 294 transition count 275
Iterating global reduction 0 with 11 rules applied. Total rules applied 22 place count 294 transition count 275
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 31 place count 285 transition count 266
Iterating global reduction 0 with 9 rules applied. Total rules applied 40 place count 285 transition count 266
Applied a total of 40 rules in 32 ms. Remains 285 /305 variables (removed 20) and now considering 266/286 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 32 ms. Remains : 285/305 places, 266/286 transitions.
[2024-06-01 10:50:11] [INFO ] Flatten gal took : 14 ms
[2024-06-01 10:50:11] [INFO ] Flatten gal took : 15 ms
[2024-06-01 10:50:11] [INFO ] Input system was already deterministic with 266 transitions.
Starting structural reductions in LTL mode, iteration 0 : 305/305 places, 286/286 transitions.
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 11 place count 294 transition count 275
Iterating global reduction 0 with 11 rules applied. Total rules applied 22 place count 294 transition count 275
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 30 place count 286 transition count 267
Iterating global reduction 0 with 8 rules applied. Total rules applied 38 place count 286 transition count 267
Applied a total of 38 rules in 43 ms. Remains 286 /305 variables (removed 19) and now considering 267/286 (removed 19) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 44 ms. Remains : 286/305 places, 267/286 transitions.
[2024-06-01 10:50:11] [INFO ] Flatten gal took : 20 ms
[2024-06-01 10:50:12] [INFO ] Flatten gal took : 20 ms
[2024-06-01 10:50:12] [INFO ] Input system was already deterministic with 267 transitions.
Starting structural reductions in LTL mode, iteration 0 : 305/305 places, 286/286 transitions.
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 10 place count 295 transition count 276
Iterating global reduction 0 with 10 rules applied. Total rules applied 20 place count 295 transition count 276
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 28 place count 287 transition count 268
Iterating global reduction 0 with 8 rules applied. Total rules applied 36 place count 287 transition count 268
Applied a total of 36 rules in 48 ms. Remains 287 /305 variables (removed 18) and now considering 268/286 (removed 18) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 48 ms. Remains : 287/305 places, 268/286 transitions.
[2024-06-01 10:50:12] [INFO ] Flatten gal took : 20 ms
[2024-06-01 10:50:12] [INFO ] Flatten gal took : 21 ms
[2024-06-01 10:50:12] [INFO ] Input system was already deterministic with 268 transitions.
Starting structural reductions in LTL mode, iteration 0 : 305/305 places, 286/286 transitions.
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 10 place count 295 transition count 276
Iterating global reduction 0 with 10 rules applied. Total rules applied 20 place count 295 transition count 276
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 28 place count 287 transition count 268
Iterating global reduction 0 with 8 rules applied. Total rules applied 36 place count 287 transition count 268
Applied a total of 36 rules in 20 ms. Remains 287 /305 variables (removed 18) and now considering 268/286 (removed 18) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 20 ms. Remains : 287/305 places, 268/286 transitions.
[2024-06-01 10:50:12] [INFO ] Flatten gal took : 19 ms
[2024-06-01 10:50:12] [INFO ] Flatten gal took : 20 ms
[2024-06-01 10:50:12] [INFO ] Input system was already deterministic with 268 transitions.
Starting structural reductions in LTL mode, iteration 0 : 305/305 places, 286/286 transitions.
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 11 place count 294 transition count 275
Iterating global reduction 0 with 11 rules applied. Total rules applied 22 place count 294 transition count 275
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 31 place count 285 transition count 266
Iterating global reduction 0 with 9 rules applied. Total rules applied 40 place count 285 transition count 266
Applied a total of 40 rules in 19 ms. Remains 285 /305 variables (removed 20) and now considering 266/286 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 19 ms. Remains : 285/305 places, 266/286 transitions.
[2024-06-01 10:50:12] [INFO ] Flatten gal took : 28 ms
[2024-06-01 10:50:12] [INFO ] Flatten gal took : 19 ms
[2024-06-01 10:50:12] [INFO ] Input system was already deterministic with 266 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 305/305 places, 286/286 transitions.
Reduce places removed 14 places and 14 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 113 transitions
Trivial Post-agglo rules discarded 113 transitions
Performed 113 trivial Post agglomeration. Transition count delta: 113
Iterating post reduction 0 with 113 rules applied. Total rules applied 113 place count 291 transition count 159
Reduce places removed 113 places and 0 transitions.
Iterating post reduction 1 with 113 rules applied. Total rules applied 226 place count 178 transition count 159
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 236 place count 168 transition count 149
Iterating global reduction 2 with 10 rules applied. Total rules applied 246 place count 168 transition count 149
Drop transitions (Trivial Post-Agglo cleanup.) removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 2 with 2 rules applied. Total rules applied 248 place count 168 transition count 147
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 250 place count 166 transition count 147
Applied a total of 250 rules in 31 ms. Remains 166 /305 variables (removed 139) and now considering 147/286 (removed 139) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 31 ms. Remains : 166/305 places, 147/286 transitions.
[2024-06-01 10:50:12] [INFO ] Flatten gal took : 10 ms
[2024-06-01 10:50:12] [INFO ] Flatten gal took : 9 ms
[2024-06-01 10:50:12] [INFO ] Input system was already deterministic with 147 transitions.
[2024-06-01 10:50:12] [INFO ] Flatten gal took : 18 ms
[2024-06-01 10:50:12] [INFO ] Flatten gal took : 19 ms
[2024-06-01 10:50:12] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 6 ms.
[2024-06-01 10:50:12] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 305 places, 286 transitions and 854 arcs took 5 ms.
Total runtime 63399 ms.
There are residual formulas that ITS could not solve within timeout
Usage: pnml2lts-sym [-gvqh] [--order=]
[--mu-opt] [--saturation=]
[--sat-granularity=] [--save-sat-levels]
[--guidance=] [-d|--deadlock]
[--action=] [-i|--invariant=STRING] [-n|--no-exit]
[--trace=] [--type=]
[--mu=.mu] [--ctl-star=.ctl]
[--ctl=.ctl] [--ltl=.ltl] [--dot=STRING]
[--save-levels=STRING] [--pg-solve] [--attr=]
[--saturating-attractor] [--write-strategy=.spg]
[--check-strategy] [--interactive-play] [--player]
[--pg-write=.spg] [--no-matrix] [--noack=<1|2>]
[--edge-label=] [--labels] [-m|--matrix]
[--mucalc=.mcf|] [-c|--cache]
[--allow-undefined-edges] [--allow-undefined-values]
[-p|--por= (default: heur)]
[--weak=[valmari] (default: uses stronger left-commutativity)]
[--leap] [-r|--regroup=<(T,)+>] [--sloan-w1=] [--sloan-w2=]
[--cw-max-cols=] [--cw-max-rows=] [--col-ins=<(C.C',)+>]
[--mh-timeout=] [--row-perm=<(R,)+>] [--col-perm=<(C,)+>]
[--graph-metrics] [--regroup-exit] [--regroup-time]
[-g|--pins-guards] [--vset=] [--ldd32-step=]
[--ldd32-cache=] [--ldd-step=] [--ldd-cache=]
[--cache-ratio=] [--max-increase=]
[--min-free-nodes=] [--fdd-bits=]
[--fdd-reorder=]
[--vset-cache-diff=] [--no-soundness-check] [--precise]
[--next-union] [--peak-nodes] [--maxsum=]
[--block-size=] [--cluster-size=] [-v] [-q]
[--debug=] [--stats] [--where] [--when]
[--timeout=INT] [--version] [-h|--help] [--usage]
[OPTIONS] []
Could not compute solution for formula : HirschbergSinclair-PT-15-CTLFireability-2024-00
Could not compute solution for formula : HirschbergSinclair-PT-15-CTLFireability-2024-01
Could not compute solution for formula : HirschbergSinclair-PT-15-CTLFireability-2024-02
Could not compute solution for formula : HirschbergSinclair-PT-15-CTLFireability-2024-03
Could not compute solution for formula : HirschbergSinclair-PT-15-CTLFireability-2024-04
Could not compute solution for formula : HirschbergSinclair-PT-15-CTLFireability-2024-05
Could not compute solution for formula : HirschbergSinclair-PT-15-CTLFireability-2024-06
Could not compute solution for formula : HirschbergSinclair-PT-15-CTLFireability-2024-08
Could not compute solution for formula : HirschbergSinclair-PT-15-CTLFireability-2024-09
Could not compute solution for formula : HirschbergSinclair-PT-15-CTLFireability-2024-10
Could not compute solution for formula : HirschbergSinclair-PT-15-CTLFireability-2024-11
Could not compute solution for formula : HirschbergSinclair-PT-15-CTLFireability-2023-13
Could not compute solution for formula : HirschbergSinclair-PT-15-CTLFireability-2023-14
Could not compute solution for formula : HirschbergSinclair-PT-15-CTLFireability-2023-15

BK_STOP 1717239013150

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2024
ctl formula name HirschbergSinclair-PT-15-CTLFireability-2024-00
ctl formula formula --ctl=/tmp/524/ctl_0_
ctl formula name HirschbergSinclair-PT-15-CTLFireability-2024-01
ctl formula formula --ctl=/tmp/524/ctl_1_
ctl formula name HirschbergSinclair-PT-15-CTLFireability-2024-02
ctl formula formula --ctl=/tmp/524/ctl_2_
ctl formula name HirschbergSinclair-PT-15-CTLFireability-2024-03
ctl formula formula --ctl=/tmp/524/ctl_3_
ctl formula name HirschbergSinclair-PT-15-CTLFireability-2024-04
ctl formula formula --ctl=/tmp/524/ctl_4_
ctl formula name HirschbergSinclair-PT-15-CTLFireability-2024-05
ctl formula formula --ctl=/tmp/524/ctl_5_
ctl formula name HirschbergSinclair-PT-15-CTLFireability-2024-06
ctl formula formula --ctl=/tmp/524/ctl_6_
ctl formula name HirschbergSinclair-PT-15-CTLFireability-2024-08
ctl formula formula --ctl=/tmp/524/ctl_7_
ctl formula name HirschbergSinclair-PT-15-CTLFireability-2024-09
ctl formula formula --ctl=/tmp/524/ctl_8_
ctl formula name HirschbergSinclair-PT-15-CTLFireability-2024-10
ctl formula formula --ctl=/tmp/524/ctl_9_
ctl formula name HirschbergSinclair-PT-15-CTLFireability-2024-11
ctl formula formula --ctl=/tmp/524/ctl_10_
ctl formula name HirschbergSinclair-PT-15-CTLFireability-2023-13
ctl formula formula --ctl=/tmp/524/ctl_11_
ctl formula name HirschbergSinclair-PT-15-CTLFireability-2023-14
ctl formula formula --ctl=/tmp/524/ctl_12_
ctl formula name HirschbergSinclair-PT-15-CTLFireability-2023-15
ctl formula formula --ctl=/tmp/524/ctl_13_
pnml2lts-sym, ** error **: unknown vector set implementation lddmc

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HirschbergSinclair-PT-15"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is HirschbergSinclair-PT-15, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r500-smll-171649587400074"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/HirschbergSinclair-PT-15.tgz
mv HirschbergSinclair-PT-15 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;