Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r500-smll-171649587400066.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is HirschbergSinclair-PT-10, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r500-smll-171649587400066
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 624K
-rw-r--r-- 1 mcc users 9.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 72K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.1K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 5.1K May 19 07:10 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K May 19 15:57 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.1K May 19 07:18 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 18:27 LTLFireability.xml
-rw-r--r-- 1 mcc users 17K Apr 13 03:18 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 125K Apr 13 03:18 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 16K Apr 13 03:17 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 93K Apr 13 03:17 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.1K Apr 22 14:48 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Apr 22 14:48 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 136K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-2024-00
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-2024-01
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-2024-02
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-2024-03
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-2024-04
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-2024-05
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-2024-06
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-2024-07
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-2024-08
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-2024-09
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-2024-10
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-2024-11
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-2023-12
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-2023-13
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-2023-14
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-2023-15

=== Now, execution of the tool begins

BK_START 1717237667285

Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=HirschbergSinclair-PT-10
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-06-01 10:27:49] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-06-01 10:27:49] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-06-01 10:27:49] [INFO ] Load time of PNML (sax parser for PT used): 139 ms
[2024-06-01 10:27:49] [INFO ] Transformed 260 places.
[2024-06-01 10:27:49] [INFO ] Transformed 236 transitions.
[2024-06-01 10:27:49] [INFO ] Parsed PT model containing 260 places and 236 transitions and 721 arcs in 344 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 27 ms.
Support contains 94 out of 260 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 260/260 places, 236/236 transitions.
Reduce places removed 10 places and 0 transitions.
Iterating post reduction 0 with 10 rules applied. Total rules applied 10 place count 250 transition count 236
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 14 place count 246 transition count 232
Iterating global reduction 1 with 4 rules applied. Total rules applied 18 place count 246 transition count 232
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 20 place count 244 transition count 230
Iterating global reduction 1 with 2 rules applied. Total rules applied 22 place count 244 transition count 230
Applied a total of 22 rules in 113 ms. Remains 244 /260 variables (removed 16) and now considering 230/236 (removed 6) transitions.
// Phase 1: matrix 230 rows 244 cols
[2024-06-01 10:27:50] [INFO ] Computed 14 invariants in 27 ms
[2024-06-01 10:27:50] [INFO ] Implicit Places using invariants in 549 ms returned []
[2024-06-01 10:27:50] [INFO ] Invariant cache hit.
[2024-06-01 10:27:51] [INFO ] Implicit Places using invariants and state equation in 484 ms returned []
Implicit Place search using SMT with State Equation took 1106 ms to find 0 implicit places.
Running 220 sub problems to find dead transitions.
[2024-06-01 10:27:51] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/234 variables, 4/4 constraints. Problems are: Problem set: 0 solved, 220 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/234 variables, 0/4 constraints. Problems are: Problem set: 0 solved, 220 unsolved
At refinement iteration 2 (OVERLAPS) 10/244 variables, 10/14 constraints. Problems are: Problem set: 0 solved, 220 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/244 variables, 0/14 constraints. Problems are: Problem set: 0 solved, 220 unsolved
At refinement iteration 4 (OVERLAPS) 230/474 variables, 244/258 constraints. Problems are: Problem set: 0 solved, 220 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/474 variables, 0/258 constraints. Problems are: Problem set: 0 solved, 220 unsolved
At refinement iteration 6 (OVERLAPS) 0/474 variables, 0/258 constraints. Problems are: Problem set: 0 solved, 220 unsolved
No progress, stopping.
After SMT solving in domain Real declared 474/474 variables, and 258 constraints, problems are : Problem set: 0 solved, 220 unsolved in 17085 ms.
Refiners :[Generalized P Invariants (flows): 14/14 constraints, State Equation: 244/244 constraints, PredecessorRefiner: 220/220 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 220 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/234 variables, 4/4 constraints. Problems are: Problem set: 0 solved, 220 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/234 variables, 0/4 constraints. Problems are: Problem set: 0 solved, 220 unsolved
At refinement iteration 2 (OVERLAPS) 10/244 variables, 10/14 constraints. Problems are: Problem set: 0 solved, 220 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/244 variables, 0/14 constraints. Problems are: Problem set: 0 solved, 220 unsolved
At refinement iteration 4 (OVERLAPS) 230/474 variables, 244/258 constraints. Problems are: Problem set: 0 solved, 220 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/474 variables, 220/478 constraints. Problems are: Problem set: 0 solved, 220 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/474 variables, 0/478 constraints. Problems are: Problem set: 0 solved, 220 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Int declared 474/474 variables, and 478 constraints, problems are : Problem set: 0 solved, 220 unsolved in 30041 ms.
Refiners :[Generalized P Invariants (flows): 14/14 constraints, State Equation: 244/244 constraints, PredecessorRefiner: 220/220 constraints, Known Traps: 0/0 constraints]
After SMT, in 47348ms problems are : Problem set: 0 solved, 220 unsolved
Search for dead transitions found 0 dead transitions in 47384ms
Starting structural reductions in LTL mode, iteration 1 : 244/260 places, 230/236 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 48648 ms. Remains : 244/260 places, 230/236 transitions.
Support contains 94 out of 244 places after structural reductions.
[2024-06-01 10:28:39] [INFO ] Flatten gal took : 97 ms
[2024-06-01 10:28:39] [INFO ] Flatten gal took : 40 ms
[2024-06-01 10:28:39] [INFO ] Input system was already deterministic with 230 transitions.
Reduction of identical properties reduced properties to check from 66 to 65
RANDOM walk for 40000 steps (168 resets) in 2903 ms. (13 steps per ms) remains 9/65 properties
BEST_FIRST walk for 40002 steps (36 resets) in 358 ms. (111 steps per ms) remains 9/9 properties
BEST_FIRST walk for 40004 steps (36 resets) in 237 ms. (168 steps per ms) remains 9/9 properties
BEST_FIRST walk for 40004 steps (36 resets) in 95 ms. (416 steps per ms) remains 9/9 properties
BEST_FIRST walk for 40003 steps (35 resets) in 191 ms. (208 steps per ms) remains 9/9 properties
BEST_FIRST walk for 40002 steps (28 resets) in 95 ms. (416 steps per ms) remains 8/9 properties
BEST_FIRST walk for 40003 steps (32 resets) in 179 ms. (222 steps per ms) remains 7/8 properties
BEST_FIRST walk for 40003 steps (26 resets) in 163 ms. (243 steps per ms) remains 6/7 properties
BEST_FIRST walk for 40002 steps (29 resets) in 102 ms. (388 steps per ms) remains 6/6 properties
BEST_FIRST walk for 40003 steps (38 resets) in 118 ms. (336 steps per ms) remains 6/6 properties
[2024-06-01 10:28:40] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/22 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 6 unsolved
At refinement iteration 1 (OVERLAPS) 196/218 variables, 13/13 constraints. Problems are: Problem set: 0 solved, 6 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/218 variables, 0/13 constraints. Problems are: Problem set: 0 solved, 6 unsolved
At refinement iteration 3 (OVERLAPS) 3/221 variables, 1/14 constraints. Problems are: Problem set: 0 solved, 6 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/221 variables, 0/14 constraints. Problems are: Problem set: 0 solved, 6 unsolved
Problem AtomicPropp8 is UNSAT
Problem AtomicPropp11 is UNSAT
Problem AtomicPropp24 is UNSAT
Problem AtomicPropp28 is UNSAT
Problem AtomicPropp54 is UNSAT
Problem AtomicPropp56 is UNSAT
After SMT solving in domain Real declared 451/474 variables, and 235 constraints, problems are : Problem set: 6 solved, 0 unsolved in 512 ms.
Refiners :[Generalized P Invariants (flows): 14/14 constraints, State Equation: 221/244 constraints, PredecessorRefiner: 6/6 constraints, Known Traps: 0/0 constraints]
After SMT, in 540ms problems are : Problem set: 6 solved, 0 unsolved
Skipping Parikh replay, no witness traces provided.
Successfully simplified 6 atomic propositions for a total of 16 simplifications.
Initial state reduction rules removed 1 formulas.
FORMULA HirschbergSinclair-PT-10-CTLFireability-2024-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2024-06-01 10:28:41] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2024-06-01 10:28:41] [INFO ] Flatten gal took : 41 ms
FORMULA HirschbergSinclair-PT-10-CTLFireability-2023-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2024-06-01 10:28:41] [INFO ] Flatten gal took : 31 ms
[2024-06-01 10:28:41] [INFO ] Input system was already deterministic with 230 transitions.
Support contains 76 out of 244 places (down from 78) after GAL structural reductions.
Computed a total of 244 stabilizing places and 230 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 244 transition count 230
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
AF dead knowledge conclusive for 2 formulas.
FORMULA HirschbergSinclair-PT-10-CTLFireability-2024-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Starting structural reductions in SI_CTL mode, iteration 0 : 244/244 places, 230/230 transitions.
Reduce places removed 10 places and 10 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 99 transitions
Trivial Post-agglo rules discarded 99 transitions
Performed 99 trivial Post agglomeration. Transition count delta: 99
Iterating post reduction 0 with 99 rules applied. Total rules applied 99 place count 234 transition count 121
Reduce places removed 99 places and 0 transitions.
Iterating post reduction 1 with 99 rules applied. Total rules applied 198 place count 135 transition count 121
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 206 place count 127 transition count 113
Iterating global reduction 2 with 8 rules applied. Total rules applied 214 place count 127 transition count 113
Drop transitions (Trivial Post-Agglo cleanup.) removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 2 with 2 rules applied. Total rules applied 216 place count 127 transition count 111
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 218 place count 125 transition count 111
Applied a total of 218 rules in 35 ms. Remains 125 /244 variables (removed 119) and now considering 111/230 (removed 119) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 35 ms. Remains : 125/244 places, 111/230 transitions.
[2024-06-01 10:28:41] [INFO ] Flatten gal took : 8 ms
[2024-06-01 10:28:41] [INFO ] Flatten gal took : 10 ms
[2024-06-01 10:28:41] [INFO ] Input system was already deterministic with 111 transitions.
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 230/230 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 238 transition count 224
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 238 transition count 224
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 17 place count 233 transition count 219
Iterating global reduction 0 with 5 rules applied. Total rules applied 22 place count 233 transition count 219
Applied a total of 22 rules in 21 ms. Remains 233 /244 variables (removed 11) and now considering 219/230 (removed 11) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 21 ms. Remains : 233/244 places, 219/230 transitions.
[2024-06-01 10:28:41] [INFO ] Flatten gal took : 17 ms
[2024-06-01 10:28:41] [INFO ] Flatten gal took : 19 ms
[2024-06-01 10:28:41] [INFO ] Input system was already deterministic with 219 transitions.
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 230/230 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 237 transition count 223
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 237 transition count 223
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 19 place count 232 transition count 218
Iterating global reduction 0 with 5 rules applied. Total rules applied 24 place count 232 transition count 218
Applied a total of 24 rules in 23 ms. Remains 232 /244 variables (removed 12) and now considering 218/230 (removed 12) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 23 ms. Remains : 232/244 places, 218/230 transitions.
[2024-06-01 10:28:41] [INFO ] Flatten gal took : 15 ms
[2024-06-01 10:28:41] [INFO ] Flatten gal took : 16 ms
[2024-06-01 10:28:41] [INFO ] Input system was already deterministic with 218 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 244/244 places, 230/230 transitions.
Reduce places removed 7 places and 7 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 79 transitions
Trivial Post-agglo rules discarded 79 transitions
Performed 79 trivial Post agglomeration. Transition count delta: 79
Iterating post reduction 0 with 79 rules applied. Total rules applied 79 place count 237 transition count 144
Reduce places removed 79 places and 0 transitions.
Iterating post reduction 1 with 79 rules applied. Total rules applied 158 place count 158 transition count 144
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 164 place count 152 transition count 138
Iterating global reduction 2 with 6 rules applied. Total rules applied 170 place count 152 transition count 138
Drop transitions (Trivial Post-Agglo cleanup.) removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 1 rules applied. Total rules applied 171 place count 152 transition count 137
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 172 place count 151 transition count 137
Applied a total of 172 rules in 27 ms. Remains 151 /244 variables (removed 93) and now considering 137/230 (removed 93) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 27 ms. Remains : 151/244 places, 137/230 transitions.
[2024-06-01 10:28:41] [INFO ] Flatten gal took : 9 ms
[2024-06-01 10:28:42] [INFO ] Flatten gal took : 11 ms
[2024-06-01 10:28:42] [INFO ] Input system was already deterministic with 137 transitions.
Support contains 1 out of 151 places (down from 5) after GAL structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 230/230 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 236 transition count 222
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 236 transition count 222
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 21 place count 231 transition count 217
Iterating global reduction 0 with 5 rules applied. Total rules applied 26 place count 231 transition count 217
Applied a total of 26 rules in 20 ms. Remains 231 /244 variables (removed 13) and now considering 217/230 (removed 13) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 21 ms. Remains : 231/244 places, 217/230 transitions.
[2024-06-01 10:28:42] [INFO ] Flatten gal took : 14 ms
[2024-06-01 10:28:42] [INFO ] Flatten gal took : 16 ms
[2024-06-01 10:28:42] [INFO ] Input system was already deterministic with 217 transitions.
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 230/230 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 237 transition count 223
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 237 transition count 223
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 19 place count 232 transition count 218
Iterating global reduction 0 with 5 rules applied. Total rules applied 24 place count 232 transition count 218
Applied a total of 24 rules in 20 ms. Remains 232 /244 variables (removed 12) and now considering 218/230 (removed 12) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 20 ms. Remains : 232/244 places, 218/230 transitions.
[2024-06-01 10:28:42] [INFO ] Flatten gal took : 14 ms
[2024-06-01 10:28:42] [INFO ] Flatten gal took : 15 ms
[2024-06-01 10:28:42] [INFO ] Input system was already deterministic with 218 transitions.
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 230/230 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 236 transition count 222
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 236 transition count 222
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 22 place count 230 transition count 216
Iterating global reduction 0 with 6 rules applied. Total rules applied 28 place count 230 transition count 216
Applied a total of 28 rules in 21 ms. Remains 230 /244 variables (removed 14) and now considering 216/230 (removed 14) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 22 ms. Remains : 230/244 places, 216/230 transitions.
[2024-06-01 10:28:42] [INFO ] Flatten gal took : 13 ms
[2024-06-01 10:28:42] [INFO ] Flatten gal took : 13 ms
[2024-06-01 10:28:42] [INFO ] Input system was already deterministic with 216 transitions.
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 230/230 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 237 transition count 223
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 237 transition count 223
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 18 place count 233 transition count 219
Iterating global reduction 0 with 4 rules applied. Total rules applied 22 place count 233 transition count 219
Applied a total of 22 rules in 20 ms. Remains 233 /244 variables (removed 11) and now considering 219/230 (removed 11) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 20 ms. Remains : 233/244 places, 219/230 transitions.
[2024-06-01 10:28:42] [INFO ] Flatten gal took : 12 ms
[2024-06-01 10:28:42] [INFO ] Flatten gal took : 13 ms
[2024-06-01 10:28:42] [INFO ] Input system was already deterministic with 219 transitions.
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 230/230 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 236 transition count 222
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 236 transition count 222
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 22 place count 230 transition count 216
Iterating global reduction 0 with 6 rules applied. Total rules applied 28 place count 230 transition count 216
Applied a total of 28 rules in 19 ms. Remains 230 /244 variables (removed 14) and now considering 216/230 (removed 14) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 19 ms. Remains : 230/244 places, 216/230 transitions.
[2024-06-01 10:28:42] [INFO ] Flatten gal took : 11 ms
[2024-06-01 10:28:42] [INFO ] Flatten gal took : 12 ms
[2024-06-01 10:28:42] [INFO ] Input system was already deterministic with 216 transitions.
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 230/230 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 238 transition count 224
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 238 transition count 224
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 17 place count 233 transition count 219
Iterating global reduction 0 with 5 rules applied. Total rules applied 22 place count 233 transition count 219
Applied a total of 22 rules in 19 ms. Remains 233 /244 variables (removed 11) and now considering 219/230 (removed 11) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 19 ms. Remains : 233/244 places, 219/230 transitions.
[2024-06-01 10:28:42] [INFO ] Flatten gal took : 11 ms
[2024-06-01 10:28:42] [INFO ] Flatten gal took : 12 ms
[2024-06-01 10:28:42] [INFO ] Input system was already deterministic with 219 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 244/244 places, 230/230 transitions.
Reduce places removed 9 places and 9 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 88 transitions
Trivial Post-agglo rules discarded 88 transitions
Performed 88 trivial Post agglomeration. Transition count delta: 88
Iterating post reduction 0 with 88 rules applied. Total rules applied 88 place count 235 transition count 133
Reduce places removed 88 places and 0 transitions.
Iterating post reduction 1 with 88 rules applied. Total rules applied 176 place count 147 transition count 133
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 184 place count 139 transition count 125
Iterating global reduction 2 with 8 rules applied. Total rules applied 192 place count 139 transition count 125
Drop transitions (Trivial Post-Agglo cleanup.) removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 2 with 2 rules applied. Total rules applied 194 place count 139 transition count 123
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 196 place count 137 transition count 123
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 197 place count 136 transition count 122
Iterating global reduction 4 with 1 rules applied. Total rules applied 198 place count 136 transition count 122
Applied a total of 198 rules in 30 ms. Remains 136 /244 variables (removed 108) and now considering 122/230 (removed 108) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 31 ms. Remains : 136/244 places, 122/230 transitions.
[2024-06-01 10:28:42] [INFO ] Flatten gal took : 7 ms
[2024-06-01 10:28:42] [INFO ] Flatten gal took : 7 ms
[2024-06-01 10:28:42] [INFO ] Input system was already deterministic with 122 transitions.
RANDOM walk for 217 steps (0 resets) in 7 ms. (27 steps per ms) remains 0/1 properties
FORMULA HirschbergSinclair-PT-10-CTLFireability-2023-13 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 230/230 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 236 transition count 222
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 236 transition count 222
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 21 place count 231 transition count 217
Iterating global reduction 0 with 5 rules applied. Total rules applied 26 place count 231 transition count 217
Applied a total of 26 rules in 17 ms. Remains 231 /244 variables (removed 13) and now considering 217/230 (removed 13) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 17 ms. Remains : 231/244 places, 217/230 transitions.
[2024-06-01 10:28:42] [INFO ] Flatten gal took : 12 ms
[2024-06-01 10:28:42] [INFO ] Flatten gal took : 12 ms
[2024-06-01 10:28:42] [INFO ] Input system was already deterministic with 217 transitions.
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 230/230 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 237 transition count 223
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 237 transition count 223
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 19 place count 232 transition count 218
Iterating global reduction 0 with 5 rules applied. Total rules applied 24 place count 232 transition count 218
Applied a total of 24 rules in 20 ms. Remains 232 /244 variables (removed 12) and now considering 218/230 (removed 12) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 20 ms. Remains : 232/244 places, 218/230 transitions.
[2024-06-01 10:28:42] [INFO ] Flatten gal took : 10 ms
[2024-06-01 10:28:42] [INFO ] Flatten gal took : 11 ms
[2024-06-01 10:28:42] [INFO ] Input system was already deterministic with 218 transitions.
[2024-06-01 10:28:42] [INFO ] Flatten gal took : 12 ms
[2024-06-01 10:28:42] [INFO ] Flatten gal took : 12 ms
[2024-06-01 10:28:42] [INFO ] Export to MCC of 12 properties in file /home/mcc/execution/CTLFireability.sr.xml took 5 ms.
[2024-06-01 10:28:42] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 244 places, 230 transitions and 689 arcs took 4 ms.
Total runtime 53194 ms.
There are residual formulas that ITS could not solve within timeout
Usage: pnml2lts-sym [-gvqh] [--order=]
[--mu-opt] [--saturation=]
[--sat-granularity=] [--save-sat-levels]
[--guidance=] [-d|--deadlock]
[--action=] [-i|--invariant=STRING] [-n|--no-exit]
[--trace=] [--type=]
[--mu=.mu] [--ctl-star=.ctl]
[--ctl=.ctl] [--ltl=.ltl] [--dot=STRING]
[--save-levels=STRING] [--pg-solve] [--attr=]
[--saturating-attractor] [--write-strategy=.spg]
[--check-strategy] [--interactive-play] [--player]
[--pg-write=.spg] [--no-matrix] [--noack=<1|2>]
[--edge-label=] [--labels] [-m|--matrix]
[--mucalc=.mcf|] [-c|--cache]
[--allow-undefined-edges] [--allow-undefined-values]
[-p|--por= (default: heur)]
[--weak=[valmari] (default: uses stronger left-commutativity)]
[--leap] [-r|--regroup=<(T,)+>] [--sloan-w1=] [--sloan-w2=]
[--cw-max-cols=] [--cw-max-rows=] [--col-ins=<(C.C',)+>]
[--mh-timeout=] [--row-perm=<(R,)+>] [--col-perm=<(C,)+>]
[--graph-metrics] [--regroup-exit] [--regroup-time]
[-g|--pins-guards] [--vset=] [--ldd32-step=]
[--ldd32-cache=] [--ldd-step=] [--ldd-cache=]
[--cache-ratio=] [--max-increase=]
[--min-free-nodes=] [--fdd-bits=]
[--fdd-reorder=]
[--vset-cache-diff=] [--no-soundness-check] [--precise]
[--next-union] [--peak-nodes] [--maxsum=]
[--block-size=] [--cluster-size=] [-v] [-q]
[--debug=] [--stats] [--where] [--when]
[--timeout=INT] [--version] [-h|--help] [--usage]
[OPTIONS] []
Could not compute solution for formula : HirschbergSinclair-PT-10-CTLFireability-2024-00
Could not compute solution for formula : HirschbergSinclair-PT-10-CTLFireability-2024-01
Could not compute solution for formula : HirschbergSinclair-PT-10-CTLFireability-2024-02
Could not compute solution for formula : HirschbergSinclair-PT-10-CTLFireability-2024-03
Could not compute solution for formula : HirschbergSinclair-PT-10-CTLFireability-2024-04
Could not compute solution for formula : HirschbergSinclair-PT-10-CTLFireability-2024-06
Could not compute solution for formula : HirschbergSinclair-PT-10-CTLFireability-2024-08
Could not compute solution for formula : HirschbergSinclair-PT-10-CTLFireability-2024-09
Could not compute solution for formula : HirschbergSinclair-PT-10-CTLFireability-2024-10
Could not compute solution for formula : HirschbergSinclair-PT-10-CTLFireability-2024-11
Could not compute solution for formula : HirschbergSinclair-PT-10-CTLFireability-2023-14
Could not compute solution for formula : HirschbergSinclair-PT-10-CTLFireability-2023-15

BK_STOP 1717237723157

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ perl -pe 's/.*\.//g'
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2024
ctl formula name HirschbergSinclair-PT-10-CTLFireability-2024-00
ctl formula formula --ctl=/tmp/526/ctl_0_
ctl formula name HirschbergSinclair-PT-10-CTLFireability-2024-01
ctl formula formula --ctl=/tmp/526/ctl_1_
ctl formula name HirschbergSinclair-PT-10-CTLFireability-2024-02
ctl formula formula --ctl=/tmp/526/ctl_2_
ctl formula name HirschbergSinclair-PT-10-CTLFireability-2024-03
ctl formula formula --ctl=/tmp/526/ctl_3_
ctl formula name HirschbergSinclair-PT-10-CTLFireability-2024-04
ctl formula formula --ctl=/tmp/526/ctl_4_
ctl formula name HirschbergSinclair-PT-10-CTLFireability-2024-06
ctl formula formula --ctl=/tmp/526/ctl_5_
ctl formula name HirschbergSinclair-PT-10-CTLFireability-2024-08
ctl formula formula --ctl=/tmp/526/ctl_6_
ctl formula name HirschbergSinclair-PT-10-CTLFireability-2024-09
ctl formula formula --ctl=/tmp/526/ctl_7_
ctl formula name HirschbergSinclair-PT-10-CTLFireability-2024-10
ctl formula formula --ctl=/tmp/526/ctl_8_
ctl formula name HirschbergSinclair-PT-10-CTLFireability-2024-11
ctl formula formula --ctl=/tmp/526/ctl_9_
ctl formula name HirschbergSinclair-PT-10-CTLFireability-2023-14
ctl formula formula --ctl=/tmp/526/ctl_10_
ctl formula name HirschbergSinclair-PT-10-CTLFireability-2023-15
ctl formula formula --ctl=/tmp/526/ctl_11_
pnml2lts-sym, ** error **: unknown vector set implementation lddmc

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HirschbergSinclair-PT-10"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is HirschbergSinclair-PT-10, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r500-smll-171649587400066"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/HirschbergSinclair-PT-10.tgz
mv HirschbergSinclair-PT-10 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;