Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r492-smll-171636266100082.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is Echo-PT-d02r11, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r492-smll-171636266100082
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 916K
-rw-r--r-- 1 mcc users 6.8K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 73K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.1K May 19 07:09 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K May 19 15:49 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 19 07:17 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K May 19 18:17 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 12 04:37 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 113K Apr 12 04:37 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.7K Apr 12 04:36 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 76K Apr 12 04:36 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 469K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Echo-PT-d02r11-CTLFireability-2024-00
FORMULA_NAME Echo-PT-d02r11-CTLFireability-2024-01
FORMULA_NAME Echo-PT-d02r11-CTLFireability-2024-02
FORMULA_NAME Echo-PT-d02r11-CTLFireability-2024-03
FORMULA_NAME Echo-PT-d02r11-CTLFireability-2024-04
FORMULA_NAME Echo-PT-d02r11-CTLFireability-2024-05
FORMULA_NAME Echo-PT-d02r11-CTLFireability-2024-06
FORMULA_NAME Echo-PT-d02r11-CTLFireability-2024-07
FORMULA_NAME Echo-PT-d02r11-CTLFireability-2024-08
FORMULA_NAME Echo-PT-d02r11-CTLFireability-2024-09
FORMULA_NAME Echo-PT-d02r11-CTLFireability-2024-10
FORMULA_NAME Echo-PT-d02r11-CTLFireability-2024-11
FORMULA_NAME Echo-PT-d02r11-CTLFireability-2023-12
FORMULA_NAME Echo-PT-d02r11-CTLFireability-2023-13
FORMULA_NAME Echo-PT-d02r11-CTLFireability-2023-14
FORMULA_NAME Echo-PT-d02r11-CTLFireability-2023-15

=== Now, execution of the tool begins

BK_START 1717195992510

Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Echo-PT-d02r11
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-05-31 22:53:14] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-05-31 22:53:14] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-31 22:53:14] [INFO ] Load time of PNML (sax parser for PT used): 371 ms
[2024-05-31 22:53:14] [INFO ] Transformed 1119 places.
[2024-05-31 22:53:14] [INFO ] Transformed 874 transitions.
[2024-05-31 22:53:14] [INFO ] Found NUPN structural information;
[2024-05-31 22:53:14] [INFO ] Parsed PT model containing 1119 places and 874 transitions and 4996 arcs in 541 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 20 ms.
Support contains 262 out of 1119 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1119/1119 places, 874/874 transitions.
Reduce places removed 121 places and 0 transitions.
Iterating post reduction 0 with 121 rules applied. Total rules applied 121 place count 998 transition count 874
Applied a total of 121 rules in 137 ms. Remains 998 /1119 variables (removed 121) and now considering 874/874 (removed 0) transitions.
// Phase 1: matrix 874 rows 998 cols
[2024-05-31 22:53:15] [INFO ] Computed 440 invariants in 623 ms
[2024-05-31 22:53:20] [INFO ] Implicit Places using invariants in 5171 ms returned []
[2024-05-31 22:53:20] [INFO ] Invariant cache hit.
[2024-05-31 22:53:43] [INFO ] Implicit Places using invariants and state equation in 22650 ms returned []
Implicit Place search using SMT with State Equation took 27906 ms to find 0 implicit places.
Running 873 sub problems to find dead transitions.
[2024-05-31 22:53:43] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/997 variables, 997/997 constraints. Problems are: Problem set: 0 solved, 873 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/997 variables, 435/1432 constraints. Problems are: Problem set: 0 solved, 873 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Real declared 997/1872 variables, and 1432 constraints, problems are : Problem set: 0 solved, 873 unsolved in 30052 ms.
Refiners :[Domain max(s): 997/998 constraints, Generalized P Invariants (flows): 435/440 constraints, State Equation: 0/998 constraints, PredecessorRefiner: 873/873 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 873 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/997 variables, 997/997 constraints. Problems are: Problem set: 0 solved, 873 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/997 variables, 435/1432 constraints. Problems are: Problem set: 0 solved, 873 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Int declared 997/1872 variables, and 1432 constraints, problems are : Problem set: 0 solved, 873 unsolved in 30043 ms.
Refiners :[Domain max(s): 997/998 constraints, Generalized P Invariants (flows): 435/440 constraints, State Equation: 0/998 constraints, PredecessorRefiner: 0/873 constraints, Known Traps: 0/0 constraints]
After SMT, in 60784ms problems are : Problem set: 0 solved, 873 unsolved
Search for dead transitions found 0 dead transitions in 60840ms
Starting structural reductions in LTL mode, iteration 1 : 998/1119 places, 874/874 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 88930 ms. Remains : 998/1119 places, 874/874 transitions.
Support contains 262 out of 998 places after structural reductions.
[2024-05-31 22:54:44] [INFO ] Flatten gal took : 291 ms
[2024-05-31 22:54:45] [INFO ] Flatten gal took : 160 ms
[2024-05-31 22:54:45] [INFO ] Input system was already deterministic with 874 transitions.
Support contains 255 out of 998 places (down from 262) after GAL structural reductions.
RANDOM walk for 40000 steps (164 resets) in 3285 ms. (12 steps per ms) remains 0/75 properties
[2024-05-31 22:54:46] [INFO ] Flatten gal took : 77 ms
[2024-05-31 22:54:46] [INFO ] Flatten gal took : 72 ms
[2024-05-31 22:54:46] [INFO ] Input system was already deterministic with 874 transitions.
Computed a total of 998 stabilizing places and 874 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 998 transition count 874
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
AF dead knowledge conclusive for 3 formulas.
FORMULA Echo-PT-d02r11-CTLFireability-2024-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Starting structural reductions in LTL mode, iteration 0 : 998/998 places, 874/874 transitions.
Applied a total of 0 rules in 50 ms. Remains 998 /998 variables (removed 0) and now considering 874/874 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 50 ms. Remains : 998/998 places, 874/874 transitions.
[2024-05-31 22:54:46] [INFO ] Flatten gal took : 54 ms
[2024-05-31 22:54:46] [INFO ] Flatten gal took : 55 ms
[2024-05-31 22:54:47] [INFO ] Input system was already deterministic with 874 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 998/998 places, 874/874 transitions.
Graph (complete) has 2933 edges and 998 vertex of which 993 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.11 ms
Discarding 5 places :
Also discarding 1 output transitions
Drop transitions (Output transitions of discarded places.) removed 1 transitions
Reduce places removed 1 places and 1 transitions.
Applied a total of 1 rules in 103 ms. Remains 992 /998 variables (removed 6) and now considering 872/874 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 103 ms. Remains : 992/998 places, 872/874 transitions.
[2024-05-31 22:54:47] [INFO ] Flatten gal took : 48 ms
[2024-05-31 22:54:47] [INFO ] Flatten gal took : 52 ms
[2024-05-31 22:54:47] [INFO ] Input system was already deterministic with 872 transitions.
Starting structural reductions in LTL mode, iteration 0 : 998/998 places, 874/874 transitions.
Applied a total of 0 rules in 39 ms. Remains 998 /998 variables (removed 0) and now considering 874/874 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 39 ms. Remains : 998/998 places, 874/874 transitions.
[2024-05-31 22:54:47] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2024-05-31 22:54:47] [INFO ] Flatten gal took : 50 ms
FORMULA Echo-PT-d02r11-CTLFireability-2024-02 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2024-05-31 22:54:47] [INFO ] Flatten gal took : 60 ms
[2024-05-31 22:54:47] [INFO ] Input system was already deterministic with 874 transitions.
Support contains 0 out of 998 places (down from 46) after GAL structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 998/998 places, 874/874 transitions.
Applied a total of 0 rules in 30 ms. Remains 998 /998 variables (removed 0) and now considering 874/874 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 30 ms. Remains : 998/998 places, 874/874 transitions.
[2024-05-31 22:54:47] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2024-05-31 22:54:47] [INFO ] Flatten gal took : 52 ms
FORMULA Echo-PT-d02r11-CTLFireability-2024-03 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2024-05-31 22:54:47] [INFO ] Flatten gal took : 52 ms
[2024-05-31 22:54:47] [INFO ] Input system was already deterministic with 874 transitions.
Support contains 0 out of 998 places (down from 18) after GAL structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 998/998 places, 874/874 transitions.
Applied a total of 0 rules in 23 ms. Remains 998 /998 variables (removed 0) and now considering 874/874 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 23 ms. Remains : 998/998 places, 874/874 transitions.
[2024-05-31 22:54:47] [INFO ] Flatten gal took : 46 ms
[2024-05-31 22:54:48] [INFO ] Flatten gal took : 50 ms
[2024-05-31 22:54:48] [INFO ] Input system was already deterministic with 874 transitions.
Starting structural reductions in LTL mode, iteration 0 : 998/998 places, 874/874 transitions.
Applied a total of 0 rules in 30 ms. Remains 998 /998 variables (removed 0) and now considering 874/874 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 31 ms. Remains : 998/998 places, 874/874 transitions.
[2024-05-31 22:54:48] [INFO ] Flatten gal took : 44 ms
[2024-05-31 22:54:48] [INFO ] Flatten gal took : 45 ms
[2024-05-31 22:54:48] [INFO ] Input system was already deterministic with 874 transitions.
Starting structural reductions in LTL mode, iteration 0 : 998/998 places, 874/874 transitions.
Applied a total of 0 rules in 20 ms. Remains 998 /998 variables (removed 0) and now considering 874/874 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 21 ms. Remains : 998/998 places, 874/874 transitions.
[2024-05-31 22:54:48] [INFO ] Flatten gal took : 48 ms
[2024-05-31 22:54:48] [INFO ] Flatten gal took : 48 ms
[2024-05-31 22:54:48] [INFO ] Input system was already deterministic with 874 transitions.
Starting structural reductions in LTL mode, iteration 0 : 998/998 places, 874/874 transitions.
Applied a total of 0 rules in 20 ms. Remains 998 /998 variables (removed 0) and now considering 874/874 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 20 ms. Remains : 998/998 places, 874/874 transitions.
[2024-05-31 22:54:48] [INFO ] Flatten gal took : 42 ms
[2024-05-31 22:54:48] [INFO ] Flatten gal took : 56 ms
[2024-05-31 22:54:48] [INFO ] Input system was already deterministic with 874 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 998/998 places, 874/874 transitions.
Graph (complete) has 2933 edges and 998 vertex of which 993 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.7 ms
Discarding 5 places :
Also discarding 1 output transitions
Drop transitions (Output transitions of discarded places.) removed 1 transitions
Reduce places removed 1 places and 1 transitions.
Applied a total of 1 rules in 56 ms. Remains 992 /998 variables (removed 6) and now considering 872/874 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 57 ms. Remains : 992/998 places, 872/874 transitions.
[2024-05-31 22:54:48] [INFO ] Flatten gal took : 37 ms
[2024-05-31 22:54:49] [INFO ] Flatten gal took : 40 ms
[2024-05-31 22:54:49] [INFO ] Input system was already deterministic with 872 transitions.
Starting structural reductions in LTL mode, iteration 0 : 998/998 places, 874/874 transitions.
Applied a total of 0 rules in 20 ms. Remains 998 /998 variables (removed 0) and now considering 874/874 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 21 ms. Remains : 998/998 places, 874/874 transitions.
[2024-05-31 22:54:49] [INFO ] Flatten gal took : 39 ms
[2024-05-31 22:54:49] [INFO ] Flatten gal took : 43 ms
[2024-05-31 22:54:49] [INFO ] Input system was already deterministic with 874 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 998/998 places, 874/874 transitions.
Graph (complete) has 2933 edges and 998 vertex of which 993 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.7 ms
Discarding 5 places :
Also discarding 1 output transitions
Drop transitions (Output transitions of discarded places.) removed 1 transitions
Reduce places removed 1 places and 1 transitions.
Applied a total of 1 rules in 53 ms. Remains 992 /998 variables (removed 6) and now considering 872/874 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 53 ms. Remains : 992/998 places, 872/874 transitions.
[2024-05-31 22:54:49] [INFO ] Flatten gal took : 36 ms
[2024-05-31 22:54:49] [INFO ] Flatten gal took : 38 ms
[2024-05-31 22:54:49] [INFO ] Input system was already deterministic with 872 transitions.
RANDOM walk for 4935 steps (19 resets) in 107 ms. (45 steps per ms) remains 0/1 properties
FORMULA Echo-PT-d02r11-CTLFireability-2024-11 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 998/998 places, 874/874 transitions.
Graph (complete) has 2933 edges and 998 vertex of which 993 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.4 ms
Discarding 5 places :
Also discarding 1 output transitions
Drop transitions (Output transitions of discarded places.) removed 1 transitions
Reduce places removed 1 places and 1 transitions.
Applied a total of 1 rules in 51 ms. Remains 992 /998 variables (removed 6) and now considering 872/874 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 51 ms. Remains : 992/998 places, 872/874 transitions.
[2024-05-31 22:54:49] [INFO ] Flatten gal took : 35 ms
[2024-05-31 22:54:49] [INFO ] Flatten gal took : 38 ms
[2024-05-31 22:54:49] [INFO ] Input system was already deterministic with 872 transitions.
Starting structural reductions in LTL mode, iteration 0 : 998/998 places, 874/874 transitions.
Applied a total of 0 rules in 20 ms. Remains 998 /998 variables (removed 0) and now considering 874/874 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 20 ms. Remains : 998/998 places, 874/874 transitions.
[2024-05-31 22:54:49] [INFO ] Flatten gal took : 34 ms
[2024-05-31 22:54:49] [INFO ] Flatten gal took : 36 ms
[2024-05-31 22:54:50] [INFO ] Input system was already deterministic with 874 transitions.
Starting structural reductions in LTL mode, iteration 0 : 998/998 places, 874/874 transitions.
Applied a total of 0 rules in 20 ms. Remains 998 /998 variables (removed 0) and now considering 874/874 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 20 ms. Remains : 998/998 places, 874/874 transitions.
[2024-05-31 22:54:50] [INFO ] Flatten gal took : 34 ms
[2024-05-31 22:54:50] [INFO ] Flatten gal took : 37 ms
[2024-05-31 22:54:50] [INFO ] Input system was already deterministic with 874 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 998/998 places, 874/874 transitions.
Graph (complete) has 2933 edges and 998 vertex of which 993 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.4 ms
Discarding 5 places :
Also discarding 1 output transitions
Drop transitions (Output transitions of discarded places.) removed 1 transitions
Reduce places removed 1 places and 1 transitions.
Applied a total of 1 rules in 44 ms. Remains 992 /998 variables (removed 6) and now considering 872/874 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 44 ms. Remains : 992/998 places, 872/874 transitions.
[2024-05-31 22:54:50] [INFO ] Flatten gal took : 35 ms
[2024-05-31 22:54:50] [INFO ] Flatten gal took : 38 ms
[2024-05-31 22:54:50] [INFO ] Input system was already deterministic with 872 transitions.
[2024-05-31 22:54:50] [INFO ] Flatten gal took : 40 ms
[2024-05-31 22:54:50] [INFO ] Flatten gal took : 40 ms
[2024-05-31 22:54:50] [INFO ] Export to MCC of 12 properties in file /home/mcc/execution/CTLFireability.sr.xml took 7 ms.
[2024-05-31 22:54:50] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 998 places, 874 transitions and 4559 arcs took 10 ms.
Total runtime 96233 ms.
There are residual formulas that ITS could not solve within timeout
Usage: pnml2lts-sym [-gvqh] [--order=]
[--mu-opt] [--saturation=]
[--sat-granularity=] [--save-sat-levels]
[--guidance=] [-d|--deadlock]
[--action=] [-i|--invariant=STRING] [-n|--no-exit]
[--trace=] [--type=]
[--mu=.mu] [--ctl-star=.ctl]
[--ctl=.ctl] [--ltl=.ltl] [--dot=STRING]
[--save-levels=STRING] [--pg-solve] [--attr=]
[--saturating-attractor] [--write-strategy=.spg]
[--check-strategy] [--interactive-play] [--player]
[--pg-write=.spg] [--no-matrix] [--noack=<1|2>]
[--edge-label=] [--labels] [-m|--matrix]
[--mucalc=.mcf|] [-c|--cache]
[--allow-undefined-edges] [--allow-undefined-values]
[-p|--por= (default: heur)]
[--weak=[valmari] (default: uses stronger left-commutativity)]
[--leap] [-r|--regroup=<(T,)+>] [--sloan-w1=] [--sloan-w2=]
[--cw-max-cols=] [--cw-max-rows=] [--col-ins=<(C.C',)+>]
[--mh-timeout=] [--row-perm=<(R,)+>] [--col-perm=<(C,)+>]
[--graph-metrics] [--regroup-exit] [--regroup-time]
[-g|--pins-guards] [--vset=] [--ldd32-step=]
[--ldd32-cache=] [--ldd-step=] [--ldd-cache=]
[--cache-ratio=] [--max-increase=]
[--min-free-nodes=] [--fdd-bits=]
[--fdd-reorder=]
[--vset-cache-diff=] [--no-soundness-check] [--precise]
[--next-union] [--peak-nodes] [--maxsum=]
[--block-size=] [--cluster-size=] [-v] [-q]
[--debug=] [--stats] [--where] [--when]
[--timeout=INT] [--version] [-h|--help] [--usage]
[OPTIONS] []
Could not compute solution for formula : Echo-PT-d02r11-CTLFireability-2024-00
Could not compute solution for formula : Echo-PT-d02r11-CTLFireability-2024-01
Could not compute solution for formula : Echo-PT-d02r11-CTLFireability-2024-04
Could not compute solution for formula : Echo-PT-d02r11-CTLFireability-2024-05
Could not compute solution for formula : Echo-PT-d02r11-CTLFireability-2024-06
Could not compute solution for formula : Echo-PT-d02r11-CTLFireability-2024-07
Could not compute solution for formula : Echo-PT-d02r11-CTLFireability-2024-08
Could not compute solution for formula : Echo-PT-d02r11-CTLFireability-2024-10
Could not compute solution for formula : Echo-PT-d02r11-CTLFireability-2023-12
Could not compute solution for formula : Echo-PT-d02r11-CTLFireability-2023-13
Could not compute solution for formula : Echo-PT-d02r11-CTLFireability-2023-14
Could not compute solution for formula : Echo-PT-d02r11-CTLFireability-2023-15

BK_STOP 1717196090926

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2024
ctl formula name Echo-PT-d02r11-CTLFireability-2024-00
ctl formula formula --ctl=/tmp/523/ctl_0_
ctl formula name Echo-PT-d02r11-CTLFireability-2024-01
ctl formula formula --ctl=/tmp/523/ctl_1_
ctl formula name Echo-PT-d02r11-CTLFireability-2024-04
ctl formula formula --ctl=/tmp/523/ctl_2_
ctl formula name Echo-PT-d02r11-CTLFireability-2024-05
ctl formula formula --ctl=/tmp/523/ctl_3_
ctl formula name Echo-PT-d02r11-CTLFireability-2024-06
ctl formula formula --ctl=/tmp/523/ctl_4_
ctl formula name Echo-PT-d02r11-CTLFireability-2024-07
ctl formula formula --ctl=/tmp/523/ctl_5_
ctl formula name Echo-PT-d02r11-CTLFireability-2024-08
ctl formula formula --ctl=/tmp/523/ctl_6_
ctl formula name Echo-PT-d02r11-CTLFireability-2024-10
ctl formula formula --ctl=/tmp/523/ctl_7_
ctl formula name Echo-PT-d02r11-CTLFireability-2023-12
ctl formula formula --ctl=/tmp/523/ctl_8_
ctl formula name Echo-PT-d02r11-CTLFireability-2023-13
ctl formula formula --ctl=/tmp/523/ctl_9_
ctl formula name Echo-PT-d02r11-CTLFireability-2023-14
ctl formula formula --ctl=/tmp/523/ctl_10_
ctl formula name Echo-PT-d02r11-CTLFireability-2023-15
ctl formula formula --ctl=/tmp/523/ctl_11_
pnml2lts-sym, ** error **: unknown vector set implementation lddmc

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Echo-PT-d02r11"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is Echo-PT-d02r11, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r492-smll-171636266100082"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Echo-PT-d02r11.tgz
mv Echo-PT-d02r11 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;