Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r488-tall-171631131900106.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is Dekker-PT-050, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r488-tall-171631131900106
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.1M
-rw-r--r-- 1 mcc users 7.2K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 77K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 43K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K May 19 07:08 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K May 19 15:45 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Apr 22 14:39 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:39 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 11 21:00 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 149K Apr 11 21:00 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 16K Apr 11 20:52 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 121K Apr 11 20:52 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:39 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:39 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1.5M May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Dekker-PT-050-CTLFireability-2024-00
FORMULA_NAME Dekker-PT-050-CTLFireability-2024-01
FORMULA_NAME Dekker-PT-050-CTLFireability-2024-02
FORMULA_NAME Dekker-PT-050-CTLFireability-2024-03
FORMULA_NAME Dekker-PT-050-CTLFireability-2024-04
FORMULA_NAME Dekker-PT-050-CTLFireability-2024-05
FORMULA_NAME Dekker-PT-050-CTLFireability-2024-06
FORMULA_NAME Dekker-PT-050-CTLFireability-2024-07
FORMULA_NAME Dekker-PT-050-CTLFireability-2024-08
FORMULA_NAME Dekker-PT-050-CTLFireability-2024-09
FORMULA_NAME Dekker-PT-050-CTLFireability-2024-10
FORMULA_NAME Dekker-PT-050-CTLFireability-2024-11
FORMULA_NAME Dekker-PT-050-CTLFireability-2023-12
FORMULA_NAME Dekker-PT-050-CTLFireability-2023-13
FORMULA_NAME Dekker-PT-050-CTLFireability-2023-14
FORMULA_NAME Dekker-PT-050-CTLFireability-2023-15

=== Now, execution of the tool begins

BK_START 1717185064232

Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Dekker-PT-050
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-05-31 19:51:05] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-05-31 19:51:05] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-31 19:51:05] [INFO ] Load time of PNML (sax parser for PT used): 203 ms
[2024-05-31 19:51:05] [INFO ] Transformed 250 places.
[2024-05-31 19:51:05] [INFO ] Transformed 2600 transitions.
[2024-05-31 19:51:05] [INFO ] Found NUPN structural information;
[2024-05-31 19:51:05] [INFO ] Parsed PT model containing 250 places and 2600 transitions and 20100 arcs in 324 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 13 ms.
Support contains 137 out of 250 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 250/250 places, 2600/2600 transitions.
Applied a total of 0 rules in 40 ms. Remains 250 /250 variables (removed 0) and now considering 2600/2600 (removed 0) transitions.
[2024-05-31 19:51:05] [INFO ] Flow matrix only has 200 transitions (discarded 2400 similar events)
// Phase 1: matrix 200 rows 250 cols
[2024-05-31 19:51:05] [INFO ] Computed 150 invariants in 22 ms
[2024-05-31 19:51:06] [INFO ] Implicit Places using invariants in 384 ms returned [100, 103, 106, 109, 112, 115, 118, 121, 124, 127, 130, 133, 136, 139, 142, 145, 148, 151, 154, 157, 160, 166, 169, 172, 175, 178, 181, 184, 187, 190, 193, 196, 199, 202, 205, 208, 211, 214, 217, 220, 223, 226, 229, 232, 235, 238, 241, 244, 247]
Discarding 49 places :
Implicit Place search using SMT only with invariants took 418 ms to find 49 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 201/250 places, 2600/2600 transitions.
Applied a total of 0 rules in 13 ms. Remains 201 /201 variables (removed 0) and now considering 2600/2600 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 491 ms. Remains : 201/250 places, 2600/2600 transitions.
Support contains 137 out of 201 places after structural reductions.
[2024-05-31 19:51:06] [INFO ] Flatten gal took : 204 ms
[2024-05-31 19:51:06] [INFO ] Flatten gal took : 146 ms
[2024-05-31 19:51:07] [INFO ] Input system was already deterministic with 2600 transitions.
RANDOM walk for 40000 steps (8 resets) in 1409 ms. (28 steps per ms) remains 3/70 properties
BEST_FIRST walk for 40004 steps (8 resets) in 329 ms. (121 steps per ms) remains 3/3 properties
BEST_FIRST walk for 40004 steps (8 resets) in 194 ms. (205 steps per ms) remains 3/3 properties
BEST_FIRST walk for 40004 steps (8 resets) in 149 ms. (266 steps per ms) remains 2/3 properties
[2024-05-31 19:51:07] [INFO ] Flow matrix only has 200 transitions (discarded 2400 similar events)
// Phase 1: matrix 200 rows 201 cols
[2024-05-31 19:51:07] [INFO ] Computed 101 invariants in 3 ms
[2024-05-31 19:51:07] [INFO ] State equation strengthened by 50 read => feed constraints.
At refinement iteration 0 (INCLUDED_ONLY) 0/62 variables, 62/62 constraints. Problems are: Problem set: 0 solved, 2 unsolved
Problem AtomicPropp37 is UNSAT
Problem AtomicPropp43 is UNSAT
After SMT solving in domain Real declared 62/401 variables, and 68 constraints, problems are : Problem set: 2 solved, 0 unsolved in 67 ms.
Refiners :[Domain max(s): 62/201 constraints, Positive P Invariants (semi-flows): 6/100 constraints, Generalized P Invariants (flows): 0/1 constraints, State Equation: 0/201 constraints, ReadFeed: 0/50 constraints, PredecessorRefiner: 2/2 constraints, Known Traps: 0/0 constraints]
After SMT, in 173ms problems are : Problem set: 2 solved, 0 unsolved
Skipping Parikh replay, no witness traces provided.
Successfully simplified 2 atomic propositions for a total of 16 simplifications.
FORMULA Dekker-PT-050-CTLFireability-2024-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2024-05-31 19:51:08] [INFO ] Flatten gal took : 111 ms
[2024-05-31 19:51:08] [INFO ] Flatten gal took : 104 ms
[2024-05-31 19:51:08] [INFO ] Input system was already deterministic with 2600 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 201/201 places, 2600/2600 transitions.
Applied a total of 0 rules in 42 ms. Remains 201 /201 variables (removed 0) and now considering 2600/2600 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 43 ms. Remains : 201/201 places, 2600/2600 transitions.
[2024-05-31 19:51:08] [INFO ] Flatten gal took : 101 ms
[2024-05-31 19:51:08] [INFO ] Flatten gal took : 88 ms
[2024-05-31 19:51:09] [INFO ] Input system was already deterministic with 2600 transitions.
Starting structural reductions in LTL mode, iteration 0 : 201/201 places, 2600/2600 transitions.
Applied a total of 0 rules in 12 ms. Remains 201 /201 variables (removed 0) and now considering 2600/2600 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 201/201 places, 2600/2600 transitions.
[2024-05-31 19:51:09] [INFO ] Flatten gal took : 77 ms
[2024-05-31 19:51:09] [INFO ] Flatten gal took : 88 ms
[2024-05-31 19:51:09] [INFO ] Input system was already deterministic with 2600 transitions.
Starting structural reductions in LTL mode, iteration 0 : 201/201 places, 2600/2600 transitions.
Applied a total of 0 rules in 11 ms. Remains 201 /201 variables (removed 0) and now considering 2600/2600 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 201/201 places, 2600/2600 transitions.
[2024-05-31 19:51:09] [INFO ] Flatten gal took : 88 ms
[2024-05-31 19:51:09] [INFO ] Flatten gal took : 78 ms
[2024-05-31 19:51:09] [INFO ] Input system was already deterministic with 2600 transitions.
Starting structural reductions in LTL mode, iteration 0 : 201/201 places, 2600/2600 transitions.
Applied a total of 0 rules in 11 ms. Remains 201 /201 variables (removed 0) and now considering 2600/2600 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 201/201 places, 2600/2600 transitions.
[2024-05-31 19:51:09] [INFO ] Flatten gal took : 75 ms
[2024-05-31 19:51:09] [INFO ] Flatten gal took : 82 ms
[2024-05-31 19:51:10] [INFO ] Input system was already deterministic with 2600 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 201/201 places, 2600/2600 transitions.
Applied a total of 0 rules in 151 ms. Remains 201 /201 variables (removed 0) and now considering 2600/2600 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 151 ms. Remains : 201/201 places, 2600/2600 transitions.
[2024-05-31 19:51:10] [INFO ] Flatten gal took : 78 ms
[2024-05-31 19:51:10] [INFO ] Flatten gal took : 87 ms
[2024-05-31 19:51:10] [INFO ] Input system was already deterministic with 2600 transitions.
Starting structural reductions in LTL mode, iteration 0 : 201/201 places, 2600/2600 transitions.
Applied a total of 0 rules in 10 ms. Remains 201 /201 variables (removed 0) and now considering 2600/2600 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 201/201 places, 2600/2600 transitions.
[2024-05-31 19:51:10] [INFO ] Flatten gal took : 71 ms
[2024-05-31 19:51:10] [INFO ] Flatten gal took : 81 ms
[2024-05-31 19:51:10] [INFO ] Input system was already deterministic with 2600 transitions.
Starting structural reductions in LTL mode, iteration 0 : 201/201 places, 2600/2600 transitions.
Applied a total of 0 rules in 10 ms. Remains 201 /201 variables (removed 0) and now considering 2600/2600 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 201/201 places, 2600/2600 transitions.
[2024-05-31 19:51:10] [INFO ] Flatten gal took : 73 ms
[2024-05-31 19:51:11] [INFO ] Flatten gal took : 78 ms
[2024-05-31 19:51:11] [INFO ] Input system was already deterministic with 2600 transitions.
Starting structural reductions in LTL mode, iteration 0 : 201/201 places, 2600/2600 transitions.
Applied a total of 0 rules in 8 ms. Remains 201 /201 variables (removed 0) and now considering 2600/2600 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 201/201 places, 2600/2600 transitions.
[2024-05-31 19:51:11] [INFO ] Flatten gal took : 84 ms
[2024-05-31 19:51:11] [INFO ] Flatten gal took : 76 ms
[2024-05-31 19:51:11] [INFO ] Input system was already deterministic with 2600 transitions.
Starting structural reductions in LTL mode, iteration 0 : 201/201 places, 2600/2600 transitions.
Applied a total of 0 rules in 11 ms. Remains 201 /201 variables (removed 0) and now considering 2600/2600 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 201/201 places, 2600/2600 transitions.
[2024-05-31 19:51:11] [INFO ] Flatten gal took : 70 ms
[2024-05-31 19:51:11] [INFO ] Flatten gal took : 80 ms
[2024-05-31 19:51:11] [INFO ] Input system was already deterministic with 2600 transitions.
Starting structural reductions in LTL mode, iteration 0 : 201/201 places, 2600/2600 transitions.
Applied a total of 0 rules in 9 ms. Remains 201 /201 variables (removed 0) and now considering 2600/2600 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 201/201 places, 2600/2600 transitions.
[2024-05-31 19:51:11] [INFO ] Flatten gal took : 71 ms
[2024-05-31 19:51:11] [INFO ] Flatten gal took : 81 ms
[2024-05-31 19:51:12] [INFO ] Input system was already deterministic with 2600 transitions.
Starting structural reductions in LTL mode, iteration 0 : 201/201 places, 2600/2600 transitions.
Applied a total of 0 rules in 9 ms. Remains 201 /201 variables (removed 0) and now considering 2600/2600 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 201/201 places, 2600/2600 transitions.
[2024-05-31 19:51:12] [INFO ] Flatten gal took : 70 ms
[2024-05-31 19:51:12] [INFO ] Flatten gal took : 89 ms
[2024-05-31 19:51:12] [INFO ] Input system was already deterministic with 2600 transitions.
Starting structural reductions in LTL mode, iteration 0 : 201/201 places, 2600/2600 transitions.
Applied a total of 0 rules in 9 ms. Remains 201 /201 variables (removed 0) and now considering 2600/2600 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 201/201 places, 2600/2600 transitions.
[2024-05-31 19:51:12] [INFO ] Flatten gal took : 70 ms
[2024-05-31 19:51:12] [INFO ] Flatten gal took : 77 ms
[2024-05-31 19:51:12] [INFO ] Input system was already deterministic with 2600 transitions.
Starting structural reductions in LTL mode, iteration 0 : 201/201 places, 2600/2600 transitions.
Applied a total of 0 rules in 9 ms. Remains 201 /201 variables (removed 0) and now considering 2600/2600 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 201/201 places, 2600/2600 transitions.
[2024-05-31 19:51:12] [INFO ] Flatten gal took : 71 ms
[2024-05-31 19:51:12] [INFO ] Flatten gal took : 77 ms
[2024-05-31 19:51:12] [INFO ] Input system was already deterministic with 2600 transitions.
Starting structural reductions in LTL mode, iteration 0 : 201/201 places, 2600/2600 transitions.
Applied a total of 0 rules in 8 ms. Remains 201 /201 variables (removed 0) and now considering 2600/2600 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 201/201 places, 2600/2600 transitions.
[2024-05-31 19:51:13] [INFO ] Flatten gal took : 69 ms
[2024-05-31 19:51:13] [INFO ] Flatten gal took : 76 ms
[2024-05-31 19:51:13] [INFO ] Input system was already deterministic with 2600 transitions.
Starting structural reductions in LTL mode, iteration 0 : 201/201 places, 2600/2600 transitions.
Applied a total of 0 rules in 8 ms. Remains 201 /201 variables (removed 0) and now considering 2600/2600 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 201/201 places, 2600/2600 transitions.
[2024-05-31 19:51:13] [INFO ] Flatten gal took : 70 ms
[2024-05-31 19:51:13] [INFO ] Flatten gal took : 78 ms
[2024-05-31 19:51:13] [INFO ] Input system was already deterministic with 2600 transitions.
[2024-05-31 19:51:13] [INFO ] Flatten gal took : 77 ms
[2024-05-31 19:51:13] [INFO ] Flatten gal took : 80 ms
[2024-05-31 19:51:13] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 5 ms.
[2024-05-31 19:51:13] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 201 places, 2600 transitions and 17601 arcs took 19 ms.
Total runtime 8523 ms.
There are residual formulas that ITS could not solve within timeout
Usage: pnml2lts-sym [-gvqh] [--order=]
[--mu-opt] [--saturation=]
[--sat-granularity=] [--save-sat-levels]
[--guidance=] [-d|--deadlock]
[--action=] [-i|--invariant=STRING] [-n|--no-exit]
[--trace=] [--type=]
[--mu=.mu] [--ctl-star=.ctl]
[--ctl=.ctl] [--ltl=.ltl] [--dot=STRING]
[--save-levels=STRING] [--pg-solve] [--attr=]
[--saturating-attractor] [--write-strategy=.spg]
[--check-strategy] [--interactive-play] [--player]
[--pg-write=.spg] [--no-matrix] [--noack=<1|2>]
[--edge-label=] [--labels] [-m|--matrix]
[--mucalc=.mcf|] [-c|--cache]
[--allow-undefined-edges] [--allow-undefined-values]
[-p|--por= (default: heur)]
[--weak=[valmari] (default: uses stronger left-commutativity)]
[--leap] [-r|--regroup=<(T,)+>] [--sloan-w1=] [--sloan-w2=]
[--cw-max-cols=] [--cw-max-rows=] [--col-ins=<(C.C',)+>]
[--mh-timeout=] [--row-perm=<(R,)+>] [--col-perm=<(C,)+>]
[--graph-metrics] [--regroup-exit] [--regroup-time]
[-g|--pins-guards] [--vset=] [--ldd32-step=]
[--ldd32-cache=] [--ldd-step=] [--ldd-cache=]
[--cache-ratio=] [--max-increase=]
[--min-free-nodes=] [--fdd-bits=]
[--fdd-reorder=]
[--vset-cache-diff=] [--no-soundness-check] [--precise]
[--next-union] [--peak-nodes] [--maxsum=]
[--block-size=] [--cluster-size=] [-v] [-q]
[--debug=] [--stats] [--where] [--when]
[--timeout=INT] [--version] [-h|--help] [--usage]
[OPTIONS] []
Could not compute solution for formula : Dekker-PT-050-CTLFireability-2024-00
Could not compute solution for formula : Dekker-PT-050-CTLFireability-2024-01
Could not compute solution for formula : Dekker-PT-050-CTLFireability-2024-02
Could not compute solution for formula : Dekker-PT-050-CTLFireability-2024-03
Could not compute solution for formula : Dekker-PT-050-CTLFireability-2024-04
Could not compute solution for formula : Dekker-PT-050-CTLFireability-2024-05
Could not compute solution for formula : Dekker-PT-050-CTLFireability-2024-06
Could not compute solution for formula : Dekker-PT-050-CTLFireability-2024-07
Could not compute solution for formula : Dekker-PT-050-CTLFireability-2024-08
Could not compute solution for formula : Dekker-PT-050-CTLFireability-2024-09
Could not compute solution for formula : Dekker-PT-050-CTLFireability-2024-10
Could not compute solution for formula : Dekker-PT-050-CTLFireability-2023-12
Could not compute solution for formula : Dekker-PT-050-CTLFireability-2023-13
Could not compute solution for formula : Dekker-PT-050-CTLFireability-2023-14
Could not compute solution for formula : Dekker-PT-050-CTLFireability-2023-15

BK_STOP 1717185074235

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2024
ctl formula name Dekker-PT-050-CTLFireability-2024-00
ctl formula formula --ctl=/tmp/500/ctl_0_
ctl formula name Dekker-PT-050-CTLFireability-2024-01
ctl formula formula --ctl=/tmp/500/ctl_1_
ctl formula name Dekker-PT-050-CTLFireability-2024-02
ctl formula formula --ctl=/tmp/500/ctl_2_
ctl formula name Dekker-PT-050-CTLFireability-2024-03
ctl formula formula --ctl=/tmp/500/ctl_3_
ctl formula name Dekker-PT-050-CTLFireability-2024-04
ctl formula formula --ctl=/tmp/500/ctl_4_
ctl formula name Dekker-PT-050-CTLFireability-2024-05
ctl formula formula --ctl=/tmp/500/ctl_5_
ctl formula name Dekker-PT-050-CTLFireability-2024-06
ctl formula formula --ctl=/tmp/500/ctl_6_
ctl formula name Dekker-PT-050-CTLFireability-2024-07
ctl formula formula --ctl=/tmp/500/ctl_7_
ctl formula name Dekker-PT-050-CTLFireability-2024-08
ctl formula formula --ctl=/tmp/500/ctl_8_
ctl formula name Dekker-PT-050-CTLFireability-2024-09
ctl formula formula --ctl=/tmp/500/ctl_9_
ctl formula name Dekker-PT-050-CTLFireability-2024-10
ctl formula formula --ctl=/tmp/500/ctl_10_
ctl formula name Dekker-PT-050-CTLFireability-2023-12
ctl formula formula --ctl=/tmp/500/ctl_11_
ctl formula name Dekker-PT-050-CTLFireability-2023-13
ctl formula formula --ctl=/tmp/500/ctl_12_
ctl formula name Dekker-PT-050-CTLFireability-2023-14
ctl formula formula --ctl=/tmp/500/ctl_13_
ctl formula name Dekker-PT-050-CTLFireability-2023-15
ctl formula formula --ctl=/tmp/500/ctl_14_
pnml2lts-sym, ** error **: unknown vector set implementation lddmc

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Dekker-PT-050"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is Dekker-PT-050, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r488-tall-171631131900106"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Dekker-PT-050.tgz
mv Dekker-PT-050 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;