Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r484-smll-171624275600242.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is DLCround-PT-11a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r484-smll-171624275600242
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.3M
-rw-r--r-- 1 mcc users 6.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 69K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 13 17:32 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 133K Apr 13 17:32 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 13 16:31 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 116K Apr 13 16:31 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 762K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-11a-CTLFireability-2024-00
FORMULA_NAME DLCround-PT-11a-CTLFireability-2024-01
FORMULA_NAME DLCround-PT-11a-CTLFireability-2024-02
FORMULA_NAME DLCround-PT-11a-CTLFireability-2024-03
FORMULA_NAME DLCround-PT-11a-CTLFireability-2024-04
FORMULA_NAME DLCround-PT-11a-CTLFireability-2024-05
FORMULA_NAME DLCround-PT-11a-CTLFireability-2024-06
FORMULA_NAME DLCround-PT-11a-CTLFireability-2024-07
FORMULA_NAME DLCround-PT-11a-CTLFireability-2024-08
FORMULA_NAME DLCround-PT-11a-CTLFireability-2024-09
FORMULA_NAME DLCround-PT-11a-CTLFireability-2024-10
FORMULA_NAME DLCround-PT-11a-CTLFireability-2024-11
FORMULA_NAME DLCround-PT-11a-CTLFireability-2023-12
FORMULA_NAME DLCround-PT-11a-CTLFireability-2023-13
FORMULA_NAME DLCround-PT-11a-CTLFireability-2023-14
FORMULA_NAME DLCround-PT-11a-CTLFireability-2023-15

=== Now, execution of the tool begins

BK_START 1717232142279

Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-11a
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-06-01 08:55:44] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-06-01 08:55:45] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-06-01 08:55:45] [INFO ] Load time of PNML (sax parser for PT used): 611 ms
[2024-06-01 08:55:45] [INFO ] Transformed 377 places.
[2024-06-01 08:55:45] [INFO ] Transformed 2993 transitions.
[2024-06-01 08:55:45] [INFO ] Found NUPN structural information;
[2024-06-01 08:55:45] [INFO ] Parsed PT model containing 377 places and 2993 transitions and 11677 arcs in 891 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 30 ms.
Initial state reduction rules removed 1 formulas.
Ensure Unique test removed 280 transitions
Reduce redundant transitions removed 280 transitions.
FORMULA DLCround-PT-11a-CTLFireability-2023-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 147 out of 377 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 377/377 places, 2713/2713 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 369 transition count 2585
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 369 transition count 2585
Drop transitions (Redundant composition of simpler transitions.) removed 906 transitions
Redundant transition composition rules discarded 906 transitions
Iterating global reduction 0 with 906 rules applied. Total rules applied 922 place count 369 transition count 1679
Applied a total of 922 rules in 268 ms. Remains 369 /377 variables (removed 8) and now considering 1679/2713 (removed 1034) transitions.
[2024-06-01 08:55:46] [INFO ] Flow matrix only has 226 transitions (discarded 1453 similar events)
// Phase 1: matrix 226 rows 369 cols
[2024-06-01 08:55:46] [INFO ] Computed 244 invariants in 35 ms
[2024-06-01 08:55:48] [INFO ] Implicit Places using invariants in 2304 ms returned [141, 143, 144, 145, 146, 147, 149, 150, 151, 155, 156, 157, 158, 159, 161, 162, 163, 165, 167, 169, 170, 171, 173, 174, 176, 179, 180, 181, 183, 184, 185, 187, 188, 189, 190, 191, 192, 193, 195, 197, 198, 199, 200, 204, 205, 206, 207, 209, 210, 211, 212, 214, 215, 216, 219, 221, 223, 224, 225, 226, 227, 228, 229, 235, 237, 241, 242, 244, 245, 247, 248, 249, 250, 251, 252, 254, 255, 256, 257, 259, 260, 262, 263, 265, 266, 268, 271, 272, 273, 274, 275, 276, 277, 278, 279, 281, 282, 283, 289, 290, 291, 293, 295, 296, 297, 298, 301, 303, 304, 305, 306, 308, 312, 313, 316, 317, 319, 321, 322, 325, 328, 329, 330, 331, 334, 335, 336, 338, 339, 340, 342, 343, 344, 345, 346, 348, 349, 351, 352, 354, 356, 357, 359, 360, 361, 362, 363, 364, 366]
Discarding 149 places :
Ensure Unique test removed 842 transitions
Reduce isomorphic transitions removed 842 transitions.
Implicit Place search using SMT only with invariants took 2376 ms to find 149 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 220/377 places, 837/2713 transitions.
Drop transitions (Redundant composition of simpler transitions.) removed 532 transitions
Redundant transition composition rules discarded 532 transitions
Iterating global reduction 0 with 532 rules applied. Total rules applied 532 place count 220 transition count 305
Applied a total of 532 rules in 15 ms. Remains 220 /220 variables (removed 0) and now considering 305/837 (removed 532) transitions.
[2024-06-01 08:55:48] [INFO ] Flow matrix only has 226 transitions (discarded 79 similar events)
// Phase 1: matrix 226 rows 220 cols
[2024-06-01 08:55:48] [INFO ] Computed 95 invariants in 5 ms
[2024-06-01 08:55:48] [INFO ] Implicit Places using invariants in 131 ms returned []
[2024-06-01 08:55:48] [INFO ] Flow matrix only has 226 transitions (discarded 79 similar events)
[2024-06-01 08:55:48] [INFO ] Invariant cache hit.
[2024-06-01 08:55:49] [INFO ] State equation strengthened by 1 read => feed constraints.
[2024-06-01 08:55:49] [INFO ] Implicit Places using invariants and state equation in 295 ms returned []
Implicit Place search using SMT with State Equation took 429 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 2 : 220/377 places, 305/2713 transitions.
Finished structural reductions in LTL mode , in 2 iterations and 3133 ms. Remains : 220/377 places, 305/2713 transitions.
Support contains 147 out of 220 places after structural reductions.
[2024-06-01 08:55:49] [INFO ] Flatten gal took : 93 ms
[2024-06-01 08:55:49] [INFO ] Flatten gal took : 44 ms
[2024-06-01 08:55:49] [INFO ] Input system was already deterministic with 305 transitions.
RANDOM walk for 40000 steps (8 resets) in 2086 ms. (19 steps per ms) remains 1/80 properties
BEST_FIRST walk for 40004 steps (8 resets) in 342 ms. (116 steps per ms) remains 1/1 properties
[2024-06-01 08:55:50] [INFO ] Flow matrix only has 226 transitions (discarded 79 similar events)
[2024-06-01 08:55:50] [INFO ] Invariant cache hit.
[2024-06-01 08:55:50] [INFO ] State equation strengthened by 1 read => feed constraints.
At refinement iteration 0 (INCLUDED_ONLY) 0/4 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 1 unsolved
Problem AtomicPropp31 is UNSAT
After SMT solving in domain Real declared 13/446 variables, and 3 constraints, problems are : Problem set: 1 solved, 0 unsolved in 58 ms.
Refiners :[Positive P Invariants (semi-flows): 3/95 constraints, State Equation: 0/220 constraints, ReadFeed: 0/1 constraints, PredecessorRefiner: 1/1 constraints, Known Traps: 0/0 constraints]
After SMT, in 100ms problems are : Problem set: 1 solved, 0 unsolved
Skipping Parikh replay, no witness traces provided.
Successfully simplified 1 atomic propositions for a total of 15 simplifications.
[2024-06-01 08:55:50] [INFO ] Flatten gal took : 29 ms
[2024-06-01 08:55:50] [INFO ] Flatten gal took : 29 ms
[2024-06-01 08:55:50] [INFO ] Input system was already deterministic with 305 transitions.
Support contains 140 out of 220 places (down from 144) after GAL structural reductions.
Computed a total of 80 stabilizing places and 1 stable transitions
Graph (complete) has 399 edges and 220 vertex of which 141 are kept as prefixes of interest. Removing 79 places using SCC suffix rule.5 ms
Starting structural reductions in SI_CTL mode, iteration 0 : 220/220 places, 305/305 transitions.
Graph (trivial) has 294 edges and 220 vertex of which 132 / 220 are part of one of the 16 SCC in 4 ms
Free SCC test removed 116 places
Ensure Unique test removed 269 transitions
Reduce isomorphic transitions removed 269 transitions.
Graph (complete) has 130 edges and 104 vertex of which 26 are kept as prefixes of interest. Removing 78 places using SCC suffix rule.1 ms
Discarding 78 places :
Also discarding 0 output transitions
Drop transitions (Trivial Post-Agglo cleanup.) removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 3 place count 26 transition count 35
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 4 place count 25 transition count 35
Discarding 15 places :
Symmetric choice reduction at 2 with 15 rule applications. Total rules 19 place count 10 transition count 19
Iterating global reduction 2 with 15 rules applied. Total rules applied 34 place count 10 transition count 19
Drop transitions (Redundant composition of simpler transitions.) removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 2 with 1 rules applied. Total rules applied 35 place count 10 transition count 18
Partial Post-agglomeration rule applied 1 times.
Drop transitions (Partial Post agglomeration) removed 1 transitions
Iterating global reduction 2 with 1 rules applied. Total rules applied 36 place count 10 transition count 18
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 37 place count 9 transition count 17
Iterating global reduction 2 with 1 rules applied. Total rules applied 38 place count 9 transition count 17
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 39 place count 9 transition count 16
Drop transitions (Redundant composition of simpler transitions.) removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 40 place count 9 transition count 15
Applied a total of 40 rules in 36 ms. Remains 9 /220 variables (removed 211) and now considering 15/305 (removed 290) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 36 ms. Remains : 9/220 places, 15/305 transitions.
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 1 ms
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 2 ms
[2024-06-01 08:55:51] [INFO ] Input system was already deterministic with 15 transitions.
Starting structural reductions in LTL mode, iteration 0 : 220/220 places, 305/305 transitions.
Reduce places removed 77 places and 0 transitions.
Iterating post reduction 0 with 77 rules applied. Total rules applied 77 place count 143 transition count 305
Discarding 23 places :
Symmetric choice reduction at 1 with 23 rule applications. Total rules 100 place count 120 transition count 259
Iterating global reduction 1 with 23 rules applied. Total rules applied 123 place count 120 transition count 259
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 127 place count 120 transition count 255
Applied a total of 127 rules in 9 ms. Remains 120 /220 variables (removed 100) and now considering 255/305 (removed 50) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 120/220 places, 255/305 transitions.
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 16 ms
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 16 ms
[2024-06-01 08:55:51] [INFO ] Input system was already deterministic with 255 transitions.
Starting structural reductions in LTL mode, iteration 0 : 220/220 places, 305/305 transitions.
Reduce places removed 76 places and 0 transitions.
Iterating post reduction 0 with 76 rules applied. Total rules applied 76 place count 144 transition count 305
Discarding 22 places :
Symmetric choice reduction at 1 with 22 rule applications. Total rules 98 place count 122 transition count 261
Iterating global reduction 1 with 22 rules applied. Total rules applied 120 place count 122 transition count 261
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 124 place count 122 transition count 257
Applied a total of 124 rules in 10 ms. Remains 122 /220 variables (removed 98) and now considering 257/305 (removed 48) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 122/220 places, 257/305 transitions.
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 16 ms
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 16 ms
[2024-06-01 08:55:51] [INFO ] Input system was already deterministic with 257 transitions.
Starting structural reductions in LTL mode, iteration 0 : 220/220 places, 305/305 transitions.
Reduce places removed 78 places and 0 transitions.
Iterating post reduction 0 with 78 rules applied. Total rules applied 78 place count 142 transition count 305
Discarding 23 places :
Symmetric choice reduction at 1 with 23 rule applications. Total rules 101 place count 119 transition count 259
Iterating global reduction 1 with 23 rules applied. Total rules applied 124 place count 119 transition count 259
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 128 place count 119 transition count 255
Applied a total of 128 rules in 11 ms. Remains 119 /220 variables (removed 101) and now considering 255/305 (removed 50) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 119/220 places, 255/305 transitions.
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 16 ms
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 15 ms
[2024-06-01 08:55:51] [INFO ] Input system was already deterministic with 255 transitions.
Starting structural reductions in LTL mode, iteration 0 : 220/220 places, 305/305 transitions.
Reduce places removed 71 places and 0 transitions.
Iterating post reduction 0 with 71 rules applied. Total rules applied 71 place count 149 transition count 305
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 91 place count 129 transition count 265
Iterating global reduction 1 with 20 rules applied. Total rules applied 111 place count 129 transition count 265
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 115 place count 129 transition count 261
Applied a total of 115 rules in 7 ms. Remains 129 /220 variables (removed 91) and now considering 261/305 (removed 44) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 129/220 places, 261/305 transitions.
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 15 ms
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 14 ms
[2024-06-01 08:55:51] [INFO ] Input system was already deterministic with 261 transitions.
Starting structural reductions in LTL mode, iteration 0 : 220/220 places, 305/305 transitions.
Reduce places removed 66 places and 0 transitions.
Iterating post reduction 0 with 66 rules applied. Total rules applied 66 place count 154 transition count 305
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 86 place count 134 transition count 265
Iterating global reduction 1 with 20 rules applied. Total rules applied 106 place count 134 transition count 265
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 108 place count 134 transition count 263
Applied a total of 108 rules in 8 ms. Remains 134 /220 variables (removed 86) and now considering 263/305 (removed 42) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 134/220 places, 263/305 transitions.
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 21 ms
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 13 ms
[2024-06-01 08:55:51] [INFO ] Input system was already deterministic with 263 transitions.
Starting structural reductions in LTL mode, iteration 0 : 220/220 places, 305/305 transitions.
Reduce places removed 73 places and 0 transitions.
Iterating post reduction 0 with 73 rules applied. Total rules applied 73 place count 147 transition count 305
Discarding 23 places :
Symmetric choice reduction at 1 with 23 rule applications. Total rules 96 place count 124 transition count 259
Iterating global reduction 1 with 23 rules applied. Total rules applied 119 place count 124 transition count 259
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 123 place count 124 transition count 255
Applied a total of 123 rules in 5 ms. Remains 124 /220 variables (removed 96) and now considering 255/305 (removed 50) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 124/220 places, 255/305 transitions.
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 10 ms
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 10 ms
[2024-06-01 08:55:51] [INFO ] Input system was already deterministic with 255 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 220/220 places, 305/305 transitions.
Graph (trivial) has 292 edges and 220 vertex of which 132 / 220 are part of one of the 16 SCC in 1 ms
Free SCC test removed 116 places
Ensure Unique test removed 268 transitions
Reduce isomorphic transitions removed 268 transitions.
Graph (complete) has 131 edges and 104 vertex of which 26 are kept as prefixes of interest. Removing 78 places using SCC suffix rule.0 ms
Discarding 78 places :
Also discarding 0 output transitions
Drop transitions (Trivial Post-Agglo cleanup.) removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 3 place count 26 transition count 36
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 4 place count 25 transition count 36
Discarding 13 places :
Symmetric choice reduction at 2 with 13 rule applications. Total rules 17 place count 12 transition count 23
Iterating global reduction 2 with 13 rules applied. Total rules applied 30 place count 12 transition count 23
Drop transitions (Redundant composition of simpler transitions.) removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 2 with 1 rules applied. Total rules applied 31 place count 12 transition count 22
Partial Post-agglomeration rule applied 1 times.
Drop transitions (Partial Post agglomeration) removed 1 transitions
Iterating global reduction 2 with 1 rules applied. Total rules applied 32 place count 12 transition count 22
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 33 place count 11 transition count 21
Iterating global reduction 2 with 1 rules applied. Total rules applied 34 place count 11 transition count 21
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 35 place count 11 transition count 20
Drop transitions (Redundant composition of simpler transitions.) removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 36 place count 11 transition count 19
Applied a total of 36 rules in 9 ms. Remains 11 /220 variables (removed 209) and now considering 19/305 (removed 286) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 9 ms. Remains : 11/220 places, 19/305 transitions.
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 1 ms
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 0 ms
[2024-06-01 08:55:51] [INFO ] Input system was already deterministic with 19 transitions.
RANDOM walk for 54 steps (0 resets) in 4 ms. (10 steps per ms) remains 0/1 properties
FORMULA DLCround-PT-11a-CTLFireability-2024-07 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 220/220 places, 305/305 transitions.
Graph (trivial) has 291 edges and 220 vertex of which 131 / 220 are part of one of the 16 SCC in 1 ms
Free SCC test removed 115 places
Ensure Unique test removed 266 transitions
Reduce isomorphic transitions removed 266 transitions.
Graph (complete) has 133 edges and 105 vertex of which 28 are kept as prefixes of interest. Removing 77 places using SCC suffix rule.1 ms
Discarding 77 places :
Also discarding 0 output transitions
Drop transitions (Trivial Post-Agglo cleanup.) removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 3 place count 28 transition count 38
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 4 place count 27 transition count 38
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 18 place count 13 transition count 23
Iterating global reduction 2 with 14 rules applied. Total rules applied 32 place count 13 transition count 23
Drop transitions (Redundant composition of simpler transitions.) removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 2 with 1 rules applied. Total rules applied 33 place count 13 transition count 22
Partial Post-agglomeration rule applied 1 times.
Drop transitions (Partial Post agglomeration) removed 1 transitions
Iterating global reduction 2 with 1 rules applied. Total rules applied 34 place count 13 transition count 22
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 35 place count 12 transition count 21
Iterating global reduction 2 with 1 rules applied. Total rules applied 36 place count 12 transition count 21
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 37 place count 12 transition count 20
Drop transitions (Redundant composition of simpler transitions.) removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 38 place count 12 transition count 19
Applied a total of 38 rules in 8 ms. Remains 12 /220 variables (removed 208) and now considering 19/305 (removed 286) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 9 ms. Remains : 12/220 places, 19/305 transitions.
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 1 ms
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 1 ms
[2024-06-01 08:55:51] [INFO ] Input system was already deterministic with 19 transitions.
Starting structural reductions in LTL mode, iteration 0 : 220/220 places, 305/305 transitions.
Reduce places removed 71 places and 0 transitions.
Iterating post reduction 0 with 71 rules applied. Total rules applied 71 place count 149 transition count 305
Discarding 21 places :
Symmetric choice reduction at 1 with 21 rule applications. Total rules 92 place count 128 transition count 263
Iterating global reduction 1 with 21 rules applied. Total rules applied 113 place count 128 transition count 263
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 117 place count 128 transition count 259
Applied a total of 117 rules in 5 ms. Remains 128 /220 variables (removed 92) and now considering 259/305 (removed 46) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 128/220 places, 259/305 transitions.
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 10 ms
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 11 ms
[2024-06-01 08:55:51] [INFO ] Input system was already deterministic with 259 transitions.
Starting structural reductions in LTL mode, iteration 0 : 220/220 places, 305/305 transitions.
Reduce places removed 75 places and 0 transitions.
Iterating post reduction 0 with 75 rules applied. Total rules applied 75 place count 145 transition count 305
Discarding 24 places :
Symmetric choice reduction at 1 with 24 rule applications. Total rules 99 place count 121 transition count 257
Iterating global reduction 1 with 24 rules applied. Total rules applied 123 place count 121 transition count 257
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 127 place count 121 transition count 253
Applied a total of 127 rules in 5 ms. Remains 121 /220 variables (removed 99) and now considering 253/305 (removed 52) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 121/220 places, 253/305 transitions.
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 9 ms
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 11 ms
[2024-06-01 08:55:51] [INFO ] Input system was already deterministic with 253 transitions.
Starting structural reductions in LTL mode, iteration 0 : 220/220 places, 305/305 transitions.
Reduce places removed 64 places and 0 transitions.
Iterating post reduction 0 with 64 rules applied. Total rules applied 64 place count 156 transition count 305
Discarding 21 places :
Symmetric choice reduction at 1 with 21 rule applications. Total rules 85 place count 135 transition count 263
Iterating global reduction 1 with 21 rules applied. Total rules applied 106 place count 135 transition count 263
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 109 place count 135 transition count 260
Applied a total of 109 rules in 4 ms. Remains 135 /220 variables (removed 85) and now considering 260/305 (removed 45) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 135/220 places, 260/305 transitions.
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 9 ms
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 10 ms
[2024-06-01 08:55:51] [INFO ] Input system was already deterministic with 260 transitions.
Starting structural reductions in LTL mode, iteration 0 : 220/220 places, 305/305 transitions.
Reduce places removed 69 places and 0 transitions.
Iterating post reduction 0 with 69 rules applied. Total rules applied 69 place count 151 transition count 305
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 89 place count 131 transition count 265
Iterating global reduction 1 with 20 rules applied. Total rules applied 109 place count 131 transition count 265
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 112 place count 131 transition count 262
Applied a total of 112 rules in 4 ms. Remains 131 /220 variables (removed 89) and now considering 262/305 (removed 43) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 131/220 places, 262/305 transitions.
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 8 ms
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 8 ms
[2024-06-01 08:55:51] [INFO ] Input system was already deterministic with 262 transitions.
Starting structural reductions in LTL mode, iteration 0 : 220/220 places, 305/305 transitions.
Reduce places removed 74 places and 0 transitions.
Iterating post reduction 0 with 74 rules applied. Total rules applied 74 place count 146 transition count 305
Discarding 22 places :
Symmetric choice reduction at 1 with 22 rule applications. Total rules 96 place count 124 transition count 261
Iterating global reduction 1 with 22 rules applied. Total rules applied 118 place count 124 transition count 261
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 122 place count 124 transition count 257
Applied a total of 122 rules in 4 ms. Remains 124 /220 variables (removed 96) and now considering 257/305 (removed 48) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 124/220 places, 257/305 transitions.
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 8 ms
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 8 ms
[2024-06-01 08:55:51] [INFO ] Input system was already deterministic with 257 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 220/220 places, 305/305 transitions.
Graph (trivial) has 253 edges and 220 vertex of which 102 / 220 are part of one of the 15 SCC in 1 ms
Free SCC test removed 87 places
Ensure Unique test removed 203 transitions
Reduce isomorphic transitions removed 203 transitions.
Graph (complete) has 196 edges and 133 vertex of which 63 are kept as prefixes of interest. Removing 70 places using SCC suffix rule.1 ms
Discarding 70 places :
Also discarding 0 output transitions
Drop transitions (Trivial Post-Agglo cleanup.) removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 0 with 3 rules applied. Total rules applied 5 place count 63 transition count 99
Reduce places removed 3 places and 0 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 1 with 6 rules applied. Total rules applied 11 place count 60 transition count 96
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 14 place count 57 transition count 96
Discarding 12 places :
Symmetric choice reduction at 3 with 12 rule applications. Total rules 26 place count 45 transition count 80
Iterating global reduction 3 with 12 rules applied. Total rules applied 38 place count 45 transition count 80
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 3 with 2 rules applied. Total rules applied 40 place count 45 transition count 78
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 42 place count 44 transition count 77
Drop transitions (Redundant composition of simpler transitions.) removed 4 transitions
Redundant transition composition rules discarded 4 transitions
Iterating global reduction 5 with 4 rules applied. Total rules applied 46 place count 44 transition count 73
Partial Post-agglomeration rule applied 3 times.
Drop transitions (Partial Post agglomeration) removed 3 transitions
Iterating global reduction 5 with 3 rules applied. Total rules applied 49 place count 44 transition count 73
Discarding 3 places :
Symmetric choice reduction at 5 with 3 rule applications. Total rules 52 place count 41 transition count 70
Iterating global reduction 5 with 3 rules applied. Total rules applied 55 place count 41 transition count 70
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 5 with 3 rules applied. Total rules applied 58 place count 41 transition count 67
Drop transitions (Redundant composition of simpler transitions.) removed 3 transitions
Redundant transition composition rules discarded 3 transitions
Iterating global reduction 6 with 3 rules applied. Total rules applied 61 place count 41 transition count 64
Applied a total of 61 rules in 19 ms. Remains 41 /220 variables (removed 179) and now considering 64/305 (removed 241) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 19 ms. Remains : 41/220 places, 64/305 transitions.
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 2 ms
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 2 ms
[2024-06-01 08:55:51] [INFO ] Input system was already deterministic with 64 transitions.
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 13 ms
[2024-06-01 08:55:51] [INFO ] Flatten gal took : 12 ms
[2024-06-01 08:55:51] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 7 ms.
[2024-06-01 08:55:51] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 220 places, 305 transitions and 704 arcs took 4 ms.
Total runtime 6906 ms.
There are residual formulas that ITS could not solve within timeout
Usage: pnml2lts-sym [-gvqh] [--order=]
[--mu-opt] [--saturation=]
[--sat-granularity=] [--save-sat-levels]
[--guidance=] [-d|--deadlock]
[--action=] [-i|--invariant=STRING] [-n|--no-exit]
[--trace=] [--type=]
[--mu=.mu] [--ctl-star=.ctl]
[--ctl=.ctl] [--ltl=.ltl] [--dot=STRING]
[--save-levels=STRING] [--pg-solve] [--attr=]
[--saturating-attractor] [--write-strategy=.spg]
[--check-strategy] [--interactive-play] [--player]
[--pg-write=.spg] [--no-matrix] [--noack=<1|2>]
[--edge-label=] [--labels] [-m|--matrix]
[--mucalc=.mcf|] [-c|--cache]
[--allow-undefined-edges] [--allow-undefined-values]
[-p|--por= (default: heur)]
[--weak=[valmari] (default: uses stronger left-commutativity)]
[--leap] [-r|--regroup=<(T,)+>] [--sloan-w1=] [--sloan-w2=]
[--cw-max-cols=] [--cw-max-rows=] [--col-ins=<(C.C',)+>]
[--mh-timeout=] [--row-perm=<(R,)+>] [--col-perm=<(C,)+>]
[--graph-metrics] [--regroup-exit] [--regroup-time]
[-g|--pins-guards] [--vset=] [--ldd32-step=]
[--ldd32-cache=] [--ldd-step=] [--ldd-cache=]
[--cache-ratio=] [--max-increase=]
[--min-free-nodes=] [--fdd-bits=]
[--fdd-reorder=]
[--vset-cache-diff=] [--no-soundness-check] [--precise]
[--next-union] [--peak-nodes] [--maxsum=]
[--block-size=] [--cluster-size=] [-v] [-q]
[--debug=] [--stats] [--where] [--when]
[--timeout=INT] [--version] [-h|--help] [--usage]
[OPTIONS] []
Could not compute solution for formula : DLCround-PT-11a-CTLFireability-2024-00
Could not compute solution for formula : DLCround-PT-11a-CTLFireability-2024-01
Could not compute solution for formula : DLCround-PT-11a-CTLFireability-2024-02
Could not compute solution for formula : DLCround-PT-11a-CTLFireability-2024-03
Could not compute solution for formula : DLCround-PT-11a-CTLFireability-2024-04
Could not compute solution for formula : DLCround-PT-11a-CTLFireability-2024-05
Could not compute solution for formula : DLCround-PT-11a-CTLFireability-2024-06
Could not compute solution for formula : DLCround-PT-11a-CTLFireability-2024-08
Could not compute solution for formula : DLCround-PT-11a-CTLFireability-2024-09
Could not compute solution for formula : DLCround-PT-11a-CTLFireability-2024-10
Could not compute solution for formula : DLCround-PT-11a-CTLFireability-2024-11
Could not compute solution for formula : DLCround-PT-11a-CTLFireability-2023-12
Could not compute solution for formula : DLCround-PT-11a-CTLFireability-2023-14
Could not compute solution for formula : DLCround-PT-11a-CTLFireability-2023-15

BK_STOP 1717232152305

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2024
ctl formula name DLCround-PT-11a-CTLFireability-2024-00
ctl formula formula --ctl=/tmp/507/ctl_0_
ctl formula name DLCround-PT-11a-CTLFireability-2024-01
ctl formula formula --ctl=/tmp/507/ctl_1_
ctl formula name DLCround-PT-11a-CTLFireability-2024-02
ctl formula formula --ctl=/tmp/507/ctl_2_
ctl formula name DLCround-PT-11a-CTLFireability-2024-03
ctl formula formula --ctl=/tmp/507/ctl_3_
ctl formula name DLCround-PT-11a-CTLFireability-2024-04
ctl formula formula --ctl=/tmp/507/ctl_4_
ctl formula name DLCround-PT-11a-CTLFireability-2024-05
ctl formula formula --ctl=/tmp/507/ctl_5_
ctl formula name DLCround-PT-11a-CTLFireability-2024-06
ctl formula formula --ctl=/tmp/507/ctl_6_
ctl formula name DLCround-PT-11a-CTLFireability-2024-08
ctl formula formula --ctl=/tmp/507/ctl_7_
ctl formula name DLCround-PT-11a-CTLFireability-2024-09
ctl formula formula --ctl=/tmp/507/ctl_8_
ctl formula name DLCround-PT-11a-CTLFireability-2024-10
ctl formula formula --ctl=/tmp/507/ctl_9_
ctl formula name DLCround-PT-11a-CTLFireability-2024-11
ctl formula formula --ctl=/tmp/507/ctl_10_
ctl formula name DLCround-PT-11a-CTLFireability-2023-12
ctl formula formula --ctl=/tmp/507/ctl_11_
ctl formula name DLCround-PT-11a-CTLFireability-2023-14
ctl formula formula --ctl=/tmp/507/ctl_12_
ctl formula name DLCround-PT-11a-CTLFireability-2023-15
ctl formula formula --ctl=/tmp/507/ctl_13_
pnml2lts-sym, ** error **: unknown vector set implementation lddmc

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-11a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is DLCround-PT-11a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r484-smll-171624275600242"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-11a.tgz
mv DLCround-PT-11a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;