Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r484-smll-171624275500178.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is DLCround-PT-07a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r484-smll-171624275500178
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 888K
-rw-r--r-- 1 mcc users 6.7K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 71K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 22 14:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 13 14:50 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 124K Apr 13 14:50 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Apr 13 14:30 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 107K Apr 13 14:30 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 398K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-07a-CTLFireability-2024-00
FORMULA_NAME DLCround-PT-07a-CTLFireability-2024-01
FORMULA_NAME DLCround-PT-07a-CTLFireability-2024-02
FORMULA_NAME DLCround-PT-07a-CTLFireability-2024-03
FORMULA_NAME DLCround-PT-07a-CTLFireability-2024-04
FORMULA_NAME DLCround-PT-07a-CTLFireability-2024-05
FORMULA_NAME DLCround-PT-07a-CTLFireability-2024-06
FORMULA_NAME DLCround-PT-07a-CTLFireability-2024-07
FORMULA_NAME DLCround-PT-07a-CTLFireability-2024-08
FORMULA_NAME DLCround-PT-07a-CTLFireability-2024-09
FORMULA_NAME DLCround-PT-07a-CTLFireability-2024-10
FORMULA_NAME DLCround-PT-07a-CTLFireability-2024-11
FORMULA_NAME DLCround-PT-07a-CTLFireability-2023-12
FORMULA_NAME DLCround-PT-07a-CTLFireability-2023-13
FORMULA_NAME DLCround-PT-07a-CTLFireability-2023-14
FORMULA_NAME DLCround-PT-07a-CTLFireability-2023-15

=== Now, execution of the tool begins

BK_START 1717224721079

Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-07a
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-06-01 06:52:04] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-06-01 06:52:04] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-06-01 06:52:04] [INFO ] Load time of PNML (sax parser for PT used): 345 ms
[2024-06-01 06:52:04] [INFO ] Transformed 229 places.
[2024-06-01 06:52:04] [INFO ] Transformed 1597 transitions.
[2024-06-01 06:52:04] [INFO ] Found NUPN structural information;
[2024-06-01 06:52:04] [INFO ] Parsed PT model containing 229 places and 1597 transitions and 6125 arcs in 601 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 18 ms.
Ensure Unique test removed 160 transitions
Reduce redundant transitions removed 160 transitions.
Support contains 140 out of 229 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 229/229 places, 1437/1437 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 225 transition count 1389
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 225 transition count 1389
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 9 place count 225 transition count 1388
Drop transitions (Redundant composition of simpler transitions.) removed 471 transitions
Redundant transition composition rules discarded 471 transitions
Iterating global reduction 1 with 471 rules applied. Total rules applied 480 place count 225 transition count 917
Applied a total of 480 rules in 107 ms. Remains 225 /229 variables (removed 4) and now considering 917/1437 (removed 520) transitions.
[2024-06-01 06:52:04] [INFO ] Flow matrix only has 165 transitions (discarded 752 similar events)
// Phase 1: matrix 165 rows 225 cols
[2024-06-01 06:52:04] [INFO ] Computed 132 invariants in 21 ms
[2024-06-01 06:52:05] [INFO ] Implicit Places using invariants in 716 ms returned [105, 108, 110, 111, 114, 115, 124, 125, 127, 129, 131, 132, 134, 135, 140, 141, 142, 143, 144, 145, 152, 153, 157, 159, 161, 164, 169, 170, 177, 178, 180, 181, 185, 187, 189, 190, 192, 198, 199, 203, 206, 209, 211, 213, 214, 216, 218, 220, 222, 224]
Discarding 50 places :
Ensure Unique test removed 240 transitions
Reduce isomorphic transitions removed 240 transitions.
Implicit Place search using SMT only with invariants took 764 ms to find 50 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 175/229 places, 677/1437 transitions.
Drop transitions (Redundant composition of simpler transitions.) removed 453 transitions
Redundant transition composition rules discarded 453 transitions
Iterating global reduction 0 with 453 rules applied. Total rules applied 453 place count 175 transition count 224
Applied a total of 453 rules in 10 ms. Remains 175 /175 variables (removed 0) and now considering 224/677 (removed 453) transitions.
[2024-06-01 06:52:05] [INFO ] Flow matrix only has 165 transitions (discarded 59 similar events)
// Phase 1: matrix 165 rows 175 cols
[2024-06-01 06:52:05] [INFO ] Computed 82 invariants in 2 ms
[2024-06-01 06:52:05] [INFO ] Implicit Places using invariants in 151 ms returned []
[2024-06-01 06:52:05] [INFO ] Flow matrix only has 165 transitions (discarded 59 similar events)
[2024-06-01 06:52:05] [INFO ] Invariant cache hit.
[2024-06-01 06:52:06] [INFO ] State equation strengthened by 1 read => feed constraints.
[2024-06-01 06:52:06] [INFO ] Implicit Places using invariants and state equation in 305 ms returned []
Implicit Place search using SMT with State Equation took 461 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 2 : 175/229 places, 224/1437 transitions.
Finished structural reductions in LTL mode , in 2 iterations and 1367 ms. Remains : 175/229 places, 224/1437 transitions.
Support contains 140 out of 175 places after structural reductions.
[2024-06-01 06:52:06] [INFO ] Flatten gal took : 93 ms
[2024-06-01 06:52:06] [INFO ] Flatten gal took : 44 ms
[2024-06-01 06:52:07] [INFO ] Input system was already deterministic with 224 transitions.
Support contains 139 out of 175 places (down from 140) after GAL structural reductions.
RANDOM walk for 40000 steps (8 resets) in 1974 ms. (20 steps per ms) remains 1/89 properties
BEST_FIRST walk for 40003 steps (8 resets) in 358 ms. (111 steps per ms) remains 1/1 properties
[2024-06-01 06:52:07] [INFO ] Flow matrix only has 165 transitions (discarded 59 similar events)
[2024-06-01 06:52:07] [INFO ] Invariant cache hit.
[2024-06-01 06:52:07] [INFO ] State equation strengthened by 1 read => feed constraints.
At refinement iteration 0 (INCLUDED_ONLY) 0/4 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 1 unsolved
Problem AtomicPropp52 is UNSAT
After SMT solving in domain Real declared 13/340 variables, and 3 constraints, problems are : Problem set: 1 solved, 0 unsolved in 58 ms.
Refiners :[Positive P Invariants (semi-flows): 3/82 constraints, State Equation: 0/175 constraints, ReadFeed: 0/1 constraints, PredecessorRefiner: 1/1 constraints, Known Traps: 0/0 constraints]
After SMT, in 101ms problems are : Problem set: 1 solved, 0 unsolved
Skipping Parikh replay, no witness traces provided.
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
FORMULA DLCround-PT-07a-CTLFireability-2024-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 23 ms
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 25 ms
[2024-06-01 06:52:08] [INFO ] Input system was already deterministic with 224 transitions.
Computed a total of 71 stabilizing places and 1 stable transitions
Graph (complete) has 305 edges and 175 vertex of which 105 are kept as prefixes of interest. Removing 70 places using SCC suffix rule.4 ms
Starting structural reductions in SI_CTL mode, iteration 0 : 175/175 places, 224/224 transitions.
Graph (trivial) has 167 edges and 175 vertex of which 62 / 175 are part of one of the 12 SCC in 3 ms
Free SCC test removed 50 places
Ensure Unique test removed 111 transitions
Reduce isomorphic transitions removed 111 transitions.
Graph (complete) has 194 edges and 125 vertex of which 69 are kept as prefixes of interest. Removing 56 places using SCC suffix rule.1 ms
Discarding 56 places :
Also discarding 0 output transitions
Drop transitions (Trivial Post-Agglo cleanup.) removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 0 with 4 rules applied. Total rules applied 6 place count 69 transition count 109
Reduce places removed 4 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 6 rules applied. Total rules applied 12 place count 65 transition count 107
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 14 place count 63 transition count 107
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 17 place count 60 transition count 102
Iterating global reduction 3 with 3 rules applied. Total rules applied 20 place count 60 transition count 102
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 21 place count 60 transition count 101
Drop transitions (Redundant composition of simpler transitions.) removed 8 transitions
Redundant transition composition rules discarded 8 transitions
Iterating global reduction 4 with 8 rules applied. Total rules applied 29 place count 60 transition count 93
Partial Post-agglomeration rule applied 1 times.
Drop transitions (Partial Post agglomeration) removed 1 transitions
Iterating global reduction 4 with 1 rules applied. Total rules applied 30 place count 60 transition count 93
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 31 place count 59 transition count 92
Iterating global reduction 4 with 1 rules applied. Total rules applied 32 place count 59 transition count 92
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 33 place count 59 transition count 91
Drop transitions (Redundant composition of simpler transitions.) removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 5 with 1 rules applied. Total rules applied 34 place count 59 transition count 90
Applied a total of 34 rules in 55 ms. Remains 59 /175 variables (removed 116) and now considering 90/224 (removed 134) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 55 ms. Remains : 59/175 places, 90/224 transitions.
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 4 ms
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 5 ms
[2024-06-01 06:52:08] [INFO ] Input system was already deterministic with 90 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 175/175 places, 224/224 transitions.
Graph (trivial) has 221 edges and 175 vertex of which 103 / 175 are part of one of the 12 SCC in 2 ms
Free SCC test removed 91 places
Ensure Unique test removed 209 transitions
Reduce isomorphic transitions removed 209 transitions.
Graph (complete) has 96 edges and 84 vertex of which 14 are kept as prefixes of interest. Removing 70 places using SCC suffix rule.1 ms
Discarding 70 places :
Also discarding 0 output transitions
Reduce places removed 1 places and 1 transitions.
Reduce places removed 11 places and 0 transitions.
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 0 with 21 rules applied. Total rules applied 23 place count 2 transition count 4
Drop transitions (Redundant composition of simpler transitions.) removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 1 with 1 rules applied. Total rules applied 24 place count 2 transition count 3
Applied a total of 24 rules in 6 ms. Remains 2 /175 variables (removed 173) and now considering 3/224 (removed 221) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6 ms. Remains : 2/175 places, 3/224 transitions.
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 0 ms
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 0 ms
[2024-06-01 06:52:08] [INFO ] Input system was already deterministic with 3 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 175/175 places, 224/224 transitions.
Graph (trivial) has 215 edges and 175 vertex of which 100 / 175 are part of one of the 12 SCC in 0 ms
Free SCC test removed 88 places
Ensure Unique test removed 201 transitions
Reduce isomorphic transitions removed 201 transitions.
Graph (complete) has 104 edges and 87 vertex of which 20 are kept as prefixes of interest. Removing 67 places using SCC suffix rule.0 ms
Discarding 67 places :
Also discarding 0 output transitions
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 10 place count 12 transition count 15
Iterating global reduction 0 with 8 rules applied. Total rules applied 18 place count 12 transition count 15
Applied a total of 18 rules in 5 ms. Remains 12 /175 variables (removed 163) and now considering 15/224 (removed 209) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5 ms. Remains : 12/175 places, 15/224 transitions.
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 1 ms
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 1 ms
[2024-06-01 06:52:08] [INFO ] Input system was already deterministic with 15 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 175/175 places, 224/224 transitions.
Graph (trivial) has 201 edges and 175 vertex of which 91 / 175 are part of one of the 12 SCC in 1 ms
Free SCC test removed 79 places
Ensure Unique test removed 180 transitions
Reduce isomorphic transitions removed 180 transitions.
Graph (complete) has 125 edges and 96 vertex of which 31 are kept as prefixes of interest. Removing 65 places using SCC suffix rule.0 ms
Discarding 65 places :
Also discarding 0 output transitions
Drop transitions (Trivial Post-Agglo cleanup.) removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 3 place count 31 transition count 43
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 4 place count 30 transition count 43
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 12 place count 22 transition count 34
Iterating global reduction 2 with 8 rules applied. Total rules applied 20 place count 22 transition count 34
Drop transitions (Redundant composition of simpler transitions.) removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 2 with 1 rules applied. Total rules applied 21 place count 22 transition count 33
Partial Post-agglomeration rule applied 1 times.
Drop transitions (Partial Post agglomeration) removed 1 transitions
Iterating global reduction 2 with 1 rules applied. Total rules applied 22 place count 22 transition count 33
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 23 place count 21 transition count 32
Iterating global reduction 2 with 1 rules applied. Total rules applied 24 place count 21 transition count 32
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 25 place count 21 transition count 31
Drop transitions (Redundant composition of simpler transitions.) removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 26 place count 21 transition count 30
Applied a total of 26 rules in 13 ms. Remains 21 /175 variables (removed 154) and now considering 30/224 (removed 194) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 21/175 places, 30/224 transitions.
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 2 ms
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 2 ms
[2024-06-01 06:52:08] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 175/175 places, 224/224 transitions.
Graph (trivial) has 220 edges and 175 vertex of which 102 / 175 are part of one of the 12 SCC in 1 ms
Free SCC test removed 90 places
Ensure Unique test removed 207 transitions
Reduce isomorphic transitions removed 207 transitions.
Graph (complete) has 98 edges and 85 vertex of which 16 are kept as prefixes of interest. Removing 69 places using SCC suffix rule.1 ms
Discarding 69 places :
Also discarding 0 output transitions
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 12 place count 6 transition count 7
Iterating global reduction 0 with 10 rules applied. Total rules applied 22 place count 6 transition count 7
Applied a total of 22 rules in 5 ms. Remains 6 /175 variables (removed 169) and now considering 7/224 (removed 217) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5 ms. Remains : 6/175 places, 7/224 transitions.
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 1 ms
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 1 ms
[2024-06-01 06:52:08] [INFO ] Input system was already deterministic with 7 transitions.
RANDOM walk for 12 steps (0 resets) in 5 ms. (2 steps per ms) remains 0/1 properties
FORMULA DLCround-PT-07a-CTLFireability-2024-04 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 175/175 places, 224/224 transitions.
Graph (trivial) has 209 edges and 175 vertex of which 91 / 175 are part of one of the 11 SCC in 1 ms
Free SCC test removed 80 places
Ensure Unique test removed 185 transitions
Reduce isomorphic transitions removed 185 transitions.
Graph (complete) has 120 edges and 95 vertex of which 27 are kept as prefixes of interest. Removing 68 places using SCC suffix rule.1 ms
Discarding 68 places :
Also discarding 0 output transitions
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 0 with 2 rules applied. Total rules applied 4 place count 27 transition count 37
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 6 place count 25 transition count 37
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 17 place count 14 transition count 23
Iterating global reduction 2 with 11 rules applied. Total rules applied 28 place count 14 transition count 23
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 3 rules applied. Total rules applied 31 place count 14 transition count 20
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 33 place count 13 transition count 19
Drop transitions (Redundant composition of simpler transitions.) removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 4 with 1 rules applied. Total rules applied 34 place count 13 transition count 18
Applied a total of 34 rules in 9 ms. Remains 13 /175 variables (removed 162) and now considering 18/224 (removed 206) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 9 ms. Remains : 13/175 places, 18/224 transitions.
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 1 ms
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 1 ms
[2024-06-01 06:52:08] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 175/175 places, 224/224 transitions.
Reduce places removed 68 places and 0 transitions.
Iterating post reduction 0 with 68 rules applied. Total rules applied 68 place count 107 transition count 224
Discarding 19 places :
Symmetric choice reduction at 1 with 19 rule applications. Total rules 87 place count 88 transition count 186
Iterating global reduction 1 with 19 rules applied. Total rules applied 106 place count 88 transition count 186
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 109 place count 88 transition count 183
Applied a total of 109 rules in 8 ms. Remains 88 /175 variables (removed 87) and now considering 183/224 (removed 41) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 88/175 places, 183/224 transitions.
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 8 ms
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 8 ms
[2024-06-01 06:52:08] [INFO ] Input system was already deterministic with 183 transitions.
Starting structural reductions in LTL mode, iteration 0 : 175/175 places, 224/224 transitions.
Reduce places removed 54 places and 0 transitions.
Iterating post reduction 0 with 54 rules applied. Total rules applied 54 place count 121 transition count 224
Discarding 16 places :
Symmetric choice reduction at 1 with 16 rule applications. Total rules 70 place count 105 transition count 192
Iterating global reduction 1 with 16 rules applied. Total rules applied 86 place count 105 transition count 192
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 89 place count 105 transition count 189
Applied a total of 89 rules in 5 ms. Remains 105 /175 variables (removed 70) and now considering 189/224 (removed 35) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 105/175 places, 189/224 transitions.
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 9 ms
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 9 ms
[2024-06-01 06:52:08] [INFO ] Input system was already deterministic with 189 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 175/175 places, 224/224 transitions.
Graph (trivial) has 220 edges and 175 vertex of which 102 / 175 are part of one of the 12 SCC in 1 ms
Free SCC test removed 90 places
Ensure Unique test removed 207 transitions
Reduce isomorphic transitions removed 207 transitions.
Graph (complete) has 98 edges and 85 vertex of which 16 are kept as prefixes of interest. Removing 69 places using SCC suffix rule.1 ms
Discarding 69 places :
Also discarding 0 output transitions
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 12 place count 6 transition count 7
Iterating global reduction 0 with 10 rules applied. Total rules applied 22 place count 6 transition count 7
Applied a total of 22 rules in 5 ms. Remains 6 /175 variables (removed 169) and now considering 7/224 (removed 217) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5 ms. Remains : 6/175 places, 7/224 transitions.
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 1 ms
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 1 ms
[2024-06-01 06:52:08] [INFO ] Input system was already deterministic with 7 transitions.
RANDOM walk for 12 steps (0 resets) in 4 ms. (2 steps per ms) remains 0/1 properties
FORMULA DLCround-PT-07a-CTLFireability-2024-08 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 175/175 places, 224/224 transitions.
Graph (trivial) has 176 edges and 175 vertex of which 73 / 175 are part of one of the 12 SCC in 0 ms
Free SCC test removed 61 places
Ensure Unique test removed 140 transitions
Reduce isomorphic transitions removed 140 transitions.
Graph (complete) has 165 edges and 114 vertex of which 53 are kept as prefixes of interest. Removing 61 places using SCC suffix rule.1 ms
Discarding 61 places :
Also discarding 0 output transitions
Drop transitions (Trivial Post-Agglo cleanup.) removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 3 place count 53 transition count 83
Reduce places removed 1 places and 0 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 1 with 4 rules applied. Total rules applied 7 place count 52 transition count 80
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 10 place count 49 transition count 80
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 16 place count 43 transition count 73
Iterating global reduction 3 with 6 rules applied. Total rules applied 22 place count 43 transition count 73
Drop transitions (Redundant composition of simpler transitions.) removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 3 with 5 rules applied. Total rules applied 27 place count 43 transition count 68
Partial Post-agglomeration rule applied 2 times.
Drop transitions (Partial Post agglomeration) removed 2 transitions
Iterating global reduction 3 with 2 rules applied. Total rules applied 29 place count 43 transition count 68
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 31 place count 41 transition count 66
Iterating global reduction 3 with 2 rules applied. Total rules applied 33 place count 41 transition count 66
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 35 place count 41 transition count 64
Applied a total of 35 rules in 15 ms. Remains 41 /175 variables (removed 134) and now considering 64/224 (removed 160) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 15 ms. Remains : 41/175 places, 64/224 transitions.
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 3 ms
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 3 ms
[2024-06-01 06:52:08] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in LTL mode, iteration 0 : 175/175 places, 224/224 transitions.
Reduce places removed 64 places and 0 transitions.
Iterating post reduction 0 with 64 rules applied. Total rules applied 64 place count 111 transition count 224
Discarding 17 places :
Symmetric choice reduction at 1 with 17 rule applications. Total rules 81 place count 94 transition count 190
Iterating global reduction 1 with 17 rules applied. Total rules applied 98 place count 94 transition count 190
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 101 place count 94 transition count 187
Applied a total of 101 rules in 4 ms. Remains 94 /175 variables (removed 81) and now considering 187/224 (removed 37) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 94/175 places, 187/224 transitions.
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 8 ms
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 7 ms
[2024-06-01 06:52:08] [INFO ] Input system was already deterministic with 187 transitions.
Starting structural reductions in LTL mode, iteration 0 : 175/175 places, 224/224 transitions.
Reduce places removed 62 places and 0 transitions.
Iterating post reduction 0 with 62 rules applied. Total rules applied 62 place count 113 transition count 224
Discarding 16 places :
Symmetric choice reduction at 1 with 16 rule applications. Total rules 78 place count 97 transition count 192
Iterating global reduction 1 with 16 rules applied. Total rules applied 94 place count 97 transition count 192
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 96 place count 97 transition count 190
Applied a total of 96 rules in 6 ms. Remains 97 /175 variables (removed 78) and now considering 190/224 (removed 34) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 97/175 places, 190/224 transitions.
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 7 ms
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 8 ms
[2024-06-01 06:52:08] [INFO ] Input system was already deterministic with 190 transitions.
Starting structural reductions in LTL mode, iteration 0 : 175/175 places, 224/224 transitions.
Reduce places removed 68 places and 0 transitions.
Iterating post reduction 0 with 68 rules applied. Total rules applied 68 place count 107 transition count 224
Discarding 18 places :
Symmetric choice reduction at 1 with 18 rule applications. Total rules 86 place count 89 transition count 188
Iterating global reduction 1 with 18 rules applied. Total rules applied 104 place count 89 transition count 188
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 107 place count 89 transition count 185
Applied a total of 107 rules in 4 ms. Remains 89 /175 variables (removed 86) and now considering 185/224 (removed 39) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 89/175 places, 185/224 transitions.
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 7 ms
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 7 ms
[2024-06-01 06:52:08] [INFO ] Input system was already deterministic with 185 transitions.
Starting structural reductions in LTL mode, iteration 0 : 175/175 places, 224/224 transitions.
Reduce places removed 48 places and 0 transitions.
Iterating post reduction 0 with 48 rules applied. Total rules applied 48 place count 127 transition count 224
Discarding 16 places :
Symmetric choice reduction at 1 with 16 rule applications. Total rules 64 place count 111 transition count 192
Iterating global reduction 1 with 16 rules applied. Total rules applied 80 place count 111 transition count 192
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 83 place count 111 transition count 189
Applied a total of 83 rules in 4 ms. Remains 111 /175 variables (removed 64) and now considering 189/224 (removed 35) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 111/175 places, 189/224 transitions.
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 8 ms
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 14 ms
[2024-06-01 06:52:08] [INFO ] Input system was already deterministic with 189 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 175/175 places, 224/224 transitions.
Graph (trivial) has 202 edges and 175 vertex of which 86 / 175 are part of one of the 11 SCC in 0 ms
Free SCC test removed 75 places
Ensure Unique test removed 173 transitions
Reduce isomorphic transitions removed 173 transitions.
Graph (complete) has 132 edges and 100 vertex of which 32 are kept as prefixes of interest. Removing 68 places using SCC suffix rule.0 ms
Discarding 68 places :
Also discarding 0 output transitions
Drop transitions (Trivial Post-Agglo cleanup.) removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 3 place count 32 transition count 50
Reduce places removed 1 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 3 rules applied. Total rules applied 6 place count 31 transition count 48
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 8 place count 29 transition count 48
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 19 place count 18 transition count 34
Iterating global reduction 3 with 11 rules applied. Total rules applied 30 place count 18 transition count 34
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 3 with 2 rules applied. Total rules applied 32 place count 18 transition count 32
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 34 place count 17 transition count 31
Drop transitions (Redundant composition of simpler transitions.) removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 5 with 2 rules applied. Total rules applied 36 place count 17 transition count 29
Partial Post-agglomeration rule applied 1 times.
Drop transitions (Partial Post agglomeration) removed 1 transitions
Iterating global reduction 5 with 1 rules applied. Total rules applied 37 place count 17 transition count 29
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 38 place count 16 transition count 28
Iterating global reduction 5 with 1 rules applied. Total rules applied 39 place count 16 transition count 28
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 40 place count 16 transition count 27
Drop transitions (Redundant composition of simpler transitions.) removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 6 with 1 rules applied. Total rules applied 41 place count 16 transition count 26
Applied a total of 41 rules in 12 ms. Remains 16 /175 variables (removed 159) and now considering 26/224 (removed 198) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 16/175 places, 26/224 transitions.
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 1 ms
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 1 ms
[2024-06-01 06:52:08] [INFO ] Input system was already deterministic with 26 transitions.
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 12 ms
[2024-06-01 06:52:08] [INFO ] Flatten gal took : 12 ms
[2024-06-01 06:52:08] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 7 ms.
[2024-06-01 06:52:08] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 175 places, 224 transitions and 529 arcs took 4 ms.
Total runtime 4751 ms.
There are residual formulas that ITS could not solve within timeout
Usage: pnml2lts-sym [-gvqh] [--order=]
[--mu-opt] [--saturation=]
[--sat-granularity=] [--save-sat-levels]
[--guidance=] [-d|--deadlock]
[--action=] [-i|--invariant=STRING] [-n|--no-exit]
[--trace=] [--type=]
[--mu=.mu] [--ctl-star=.ctl]
[--ctl=.ctl] [--ltl=.ltl] [--dot=STRING]
[--save-levels=STRING] [--pg-solve] [--attr=]
[--saturating-attractor] [--write-strategy=.spg]
[--check-strategy] [--interactive-play] [--player]
[--pg-write=.spg] [--no-matrix] [--noack=<1|2>]
[--edge-label=] [--labels] [-m|--matrix]
[--mucalc=.mcf|] [-c|--cache]
[--allow-undefined-edges] [--allow-undefined-values]
[-p|--por= (default: heur)]
[--weak=[valmari] (default: uses stronger left-commutativity)]
[--leap] [-r|--regroup=<(T,)+>] [--sloan-w1=] [--sloan-w2=]
[--cw-max-cols=] [--cw-max-rows=] [--col-ins=<(C.C',)+>]
[--mh-timeout=] [--row-perm=<(R,)+>] [--col-perm=<(C,)+>]
[--graph-metrics] [--regroup-exit] [--regroup-time]
[-g|--pins-guards] [--vset=] [--ldd32-step=]
[--ldd32-cache=] [--ldd-step=] [--ldd-cache=]
[--cache-ratio=] [--max-increase=]
[--min-free-nodes=] [--fdd-bits=]
[--fdd-reorder=]
[--vset-cache-diff=] [--no-soundness-check] [--precise]
[--next-union] [--peak-nodes] [--maxsum=]
[--block-size=] [--cluster-size=] [-v] [-q]
[--debug=] [--stats] [--where] [--when]
[--timeout=INT] [--version] [-h|--help] [--usage]
[OPTIONS] []
Could not compute solution for formula : DLCround-PT-07a-CTLFireability-2024-00
Could not compute solution for formula : DLCround-PT-07a-CTLFireability-2024-01
Could not compute solution for formula : DLCround-PT-07a-CTLFireability-2024-02
Could not compute solution for formula : DLCround-PT-07a-CTLFireability-2024-03
Could not compute solution for formula : DLCround-PT-07a-CTLFireability-2024-05
Could not compute solution for formula : DLCround-PT-07a-CTLFireability-2024-06
Could not compute solution for formula : DLCround-PT-07a-CTLFireability-2024-07
Could not compute solution for formula : DLCround-PT-07a-CTLFireability-2024-09
Could not compute solution for formula : DLCround-PT-07a-CTLFireability-2024-10
Could not compute solution for formula : DLCround-PT-07a-CTLFireability-2023-12
Could not compute solution for formula : DLCround-PT-07a-CTLFireability-2023-13
Could not compute solution for formula : DLCround-PT-07a-CTLFireability-2023-14
Could not compute solution for formula : DLCround-PT-07a-CTLFireability-2023-15

BK_STOP 1717224729176

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2024
ctl formula name DLCround-PT-07a-CTLFireability-2024-00
ctl formula formula --ctl=/tmp/510/ctl_0_
ctl formula name DLCround-PT-07a-CTLFireability-2024-01
ctl formula formula --ctl=/tmp/510/ctl_1_
ctl formula name DLCround-PT-07a-CTLFireability-2024-02
ctl formula formula --ctl=/tmp/510/ctl_2_
ctl formula name DLCround-PT-07a-CTLFireability-2024-03
ctl formula formula --ctl=/tmp/510/ctl_3_
ctl formula name DLCround-PT-07a-CTLFireability-2024-05
ctl formula formula --ctl=/tmp/510/ctl_4_
ctl formula name DLCround-PT-07a-CTLFireability-2024-06
ctl formula formula --ctl=/tmp/510/ctl_5_
ctl formula name DLCround-PT-07a-CTLFireability-2024-07
ctl formula formula --ctl=/tmp/510/ctl_6_
ctl formula name DLCround-PT-07a-CTLFireability-2024-09
ctl formula formula --ctl=/tmp/510/ctl_7_
ctl formula name DLCround-PT-07a-CTLFireability-2024-10
ctl formula formula --ctl=/tmp/510/ctl_8_
ctl formula name DLCround-PT-07a-CTLFireability-2023-12
ctl formula formula --ctl=/tmp/510/ctl_9_
ctl formula name DLCround-PT-07a-CTLFireability-2023-13
ctl formula formula --ctl=/tmp/510/ctl_10_
ctl formula name DLCround-PT-07a-CTLFireability-2023-14
ctl formula formula --ctl=/tmp/510/ctl_11_
ctl formula name DLCround-PT-07a-CTLFireability-2023-15
ctl formula formula --ctl=/tmp/510/ctl_12_
pnml2lts-sym, ** error **: unknown vector set implementation lddmc

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-07a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is DLCround-PT-07a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r484-smll-171624275500178"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-07a.tgz
mv DLCround-PT-07a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;