Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r484-smll-171624275300102.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is DLCflexbar-PT-8a, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r484-smll-171624275300102
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 9.2M
-rw-r--r-- 1 mcc users 7.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 86K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Apr 22 14:37 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 22 14:37 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:37 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Apr 22 14:37 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 14 12:51 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 157K Apr 14 12:51 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 14 01:51 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 91K Apr 14 01:51 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:37 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:37 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 8.7M May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-8a-ReachabilityCardinality-2024-00
FORMULA_NAME DLCflexbar-PT-8a-ReachabilityCardinality-2024-01
FORMULA_NAME DLCflexbar-PT-8a-ReachabilityCardinality-2024-02
FORMULA_NAME DLCflexbar-PT-8a-ReachabilityCardinality-2024-03
FORMULA_NAME DLCflexbar-PT-8a-ReachabilityCardinality-2024-04
FORMULA_NAME DLCflexbar-PT-8a-ReachabilityCardinality-2024-05
FORMULA_NAME DLCflexbar-PT-8a-ReachabilityCardinality-2024-06
FORMULA_NAME DLCflexbar-PT-8a-ReachabilityCardinality-2024-07
FORMULA_NAME DLCflexbar-PT-8a-ReachabilityCardinality-2024-08
FORMULA_NAME DLCflexbar-PT-8a-ReachabilityCardinality-2024-09
FORMULA_NAME DLCflexbar-PT-8a-ReachabilityCardinality-2024-10
FORMULA_NAME DLCflexbar-PT-8a-ReachabilityCardinality-2024-11
FORMULA_NAME DLCflexbar-PT-8a-ReachabilityCardinality-2024-12
FORMULA_NAME DLCflexbar-PT-8a-ReachabilityCardinality-2024-13
FORMULA_NAME DLCflexbar-PT-8a-ReachabilityCardinality-2024-14
FORMULA_NAME DLCflexbar-PT-8a-ReachabilityCardinality-2024-15

=== Now, execution of the tool begins

BK_START 1717214548446

Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCflexbar-PT-8a
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-06-01 04:02:30] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2024-06-01 04:02:30] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-06-01 04:02:31] [INFO ] Load time of PNML (sax parser for PT used): 1255 ms
[2024-06-01 04:02:31] [INFO ] Transformed 3971 places.
[2024-06-01 04:02:31] [INFO ] Transformed 32571 transitions.
[2024-06-01 04:02:31] [INFO ] Found NUPN structural information;
[2024-06-01 04:02:31] [INFO ] Parsed PT model containing 3971 places and 32571 transitions and 129321 arcs in 1616 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 71 ms.
Working with output stream class java.io.PrintStream
Ensure Unique test removed 3480 transitions
Reduce redundant transitions removed 3480 transitions.
FORMULA DLCflexbar-PT-8a-ReachabilityCardinality-2024-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCflexbar-PT-8a-ReachabilityCardinality-2024-15 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
RANDOM walk for 40000 steps (8 resets) in 7192 ms. (5 steps per ms) remains 9/14 properties
FORMULA DLCflexbar-PT-8a-ReachabilityCardinality-2024-14 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-8a-ReachabilityCardinality-2024-13 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-8a-ReachabilityCardinality-2024-10 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-8a-ReachabilityCardinality-2024-02 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-8a-ReachabilityCardinality-2024-01 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
BEST_FIRST walk for 40004 steps (8 resets) in 2842 ms. (14 steps per ms) remains 9/9 properties
BEST_FIRST walk for 40004 steps (8 resets) in 3176 ms. (12 steps per ms) remains 9/9 properties
BEST_FIRST walk for 40004 steps (8 resets) in 2537 ms. (15 steps per ms) remains 9/9 properties
BEST_FIRST walk for 40004 steps (8 resets) in 2747 ms. (14 steps per ms) remains 9/9 properties
BEST_FIRST walk for 40004 steps (8 resets) in 2482 ms. (16 steps per ms) remains 9/9 properties
BEST_FIRST walk for 40004 steps (8 resets) in 2629 ms. (15 steps per ms) remains 9/9 properties
BEST_FIRST walk for 40004 steps (8 resets) in 2485 ms. (16 steps per ms) remains 9/9 properties
BEST_FIRST walk for 40004 steps (8 resets) in 2633 ms. (15 steps per ms) remains 9/9 properties
BEST_FIRST walk for 40004 steps (8 resets) in 2469 ms. (16 steps per ms) remains 9/9 properties
[2024-06-01 04:02:40] [INFO ] Flow matrix only has 1562 transitions (discarded 27529 similar events)
// Phase 1: matrix 1562 rows 3971 cols
[2024-06-01 04:02:40] [INFO ] Computed 3040 invariants in 52 ms
[2024-06-01 04:02:41] [INFO ] State equation strengthened by 341 read => feed constraints.
All remaining problems are real, not stopping.
At refinement iteration 0 (INCLUDED_ONLY) 0/162 variables, 162/162 constraints. Problems are: Problem set: 0 solved, 9 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/162 variables, 0/162 constraints. Problems are: Problem set: 0 solved, 9 unsolved
Problem DLCflexbar-PT-8a-ReachabilityCardinality-2024-03 is UNSAT
FORMULA DLCflexbar-PT-8a-ReachabilityCardinality-2024-03 FALSE TECHNIQUES SMT_REFINEMENT
Problem DLCflexbar-PT-8a-ReachabilityCardinality-2024-06 is UNSAT
FORMULA DLCflexbar-PT-8a-ReachabilityCardinality-2024-06 FALSE TECHNIQUES SMT_REFINEMENT
Problem DLCflexbar-PT-8a-ReachabilityCardinality-2024-08 is UNSAT
FORMULA DLCflexbar-PT-8a-ReachabilityCardinality-2024-08 FALSE TECHNIQUES SMT_REFINEMENT
Problem DLCflexbar-PT-8a-ReachabilityCardinality-2024-11 is UNSAT
FORMULA DLCflexbar-PT-8a-ReachabilityCardinality-2024-11 FALSE TECHNIQUES SMT_REFINEMENT
Problem DLCflexbar-PT-8a-ReachabilityCardinality-2024-12 is UNSAT
FORMULA DLCflexbar-PT-8a-ReachabilityCardinality-2024-12 FALSE TECHNIQUES SMT_REFINEMENT
At refinement iteration 2 (OVERLAPS) 198/360 variables, 161/323 constraints. Problems are: Problem set: 5 solved, 4 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/360 variables, 198/521 constraints. Problems are: Problem set: 5 solved, 4 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/360 variables, 0/521 constraints. Problems are: Problem set: 5 solved, 4 unsolved
At refinement iteration 5 (OVERLAPS) 3611/3971 variables, 2879/3400 constraints. Problems are: Problem set: 5 solved, 4 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/3971 variables, 3611/7011 constraints. Problems are: Problem set: 5 solved, 4 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/3971 variables, 0/7011 constraints. Problems are: Problem set: 5 solved, 4 unsolved
At refinement iteration 8 (OVERLAPS) 1561/5532 variables, 3971/10982 constraints. Problems are: Problem set: 5 solved, 4 unsolved
SMT process timed out in 6545ms, After SMT, problems are : Problem set: 5 solved, 4 unsolved
Fused 4 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 1 ms.
Support contains 43 out of 3971 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3971/3971 places, 29091/29091 transitions.
Graph (trivial) has 1372 edges and 3971 vertex of which 310 / 3971 are part of one of the 145 SCC in 17 ms
Free SCC test removed 165 places
Drop transitions (Empty/Sink Transition effects.) removed 17930 transitions
Reduce isomorphic transitions removed 17930 transitions.
Graph (complete) has 14530 edges and 3806 vertex of which 488 are kept as prefixes of interest. Removing 3318 places using SCC suffix rule.42 ms
Discarding 3318 places :
Also discarding 9388 output transitions
Drop transitions (Output transitions of discarded places.) removed 9388 transitions
Drop transitions (Empty/Sink Transition effects.) removed 751 transitions
Reduce isomorphic transitions removed 751 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 12 transitions
Trivial Post-agglo rules discarded 12 transitions
Performed 12 trivial Post agglomeration. Transition count delta: 12
Iterating post reduction 0 with 763 rules applied. Total rules applied 765 place count 488 transition count 1010
Reduce places removed 12 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 16 rules applied. Total rules applied 781 place count 476 transition count 1006
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 784 place count 474 transition count 1005
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 4 Pre rules applied. Total rules applied 784 place count 474 transition count 1001
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 3 with 8 rules applied. Total rules applied 792 place count 470 transition count 1001
Discarding 376 places :
Symmetric choice reduction at 3 with 376 rule applications. Total rules 1168 place count 94 transition count 143
Iterating global reduction 3 with 376 rules applied. Total rules applied 1544 place count 94 transition count 143
Ensure Unique test removed 21 transitions
Reduce isomorphic transitions removed 21 transitions.
Iterating post reduction 3 with 21 rules applied. Total rules applied 1565 place count 94 transition count 122
Performed 11 Post agglomeration using F-continuation condition.Transition count delta: 11
Deduced a syphon composed of 11 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 4 with 22 rules applied. Total rules applied 1587 place count 83 transition count 111
Drop transitions (Empty/Sink Transition effects.) removed 29 transitions
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 37 transitions.
Graph (complete) has 145 edges and 83 vertex of which 81 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.0 ms
Discarding 2 places :
Also discarding 0 output transitions
Iterating post reduction 4 with 38 rules applied. Total rules applied 1625 place count 81 transition count 74
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 1 Pre rules applied. Total rules applied 1625 place count 81 transition count 73
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 1627 place count 80 transition count 73
Drop transitions (Empty/Sink Transition effects.) removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 5 with 15 rules applied. Total rules applied 1642 place count 80 transition count 58
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 1 Pre rules applied. Total rules applied 1642 place count 80 transition count 57
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 1644 place count 79 transition count 57
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 1645 place count 78 transition count 56
Iterating global reduction 6 with 1 rules applied. Total rules applied 1646 place count 78 transition count 56
Drop transitions (Redundant composition of simpler transitions.) removed 11 transitions
Redundant transition composition rules discarded 11 transitions
Iterating global reduction 6 with 11 rules applied. Total rules applied 1657 place count 78 transition count 45
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 6 with 4 rules applied. Total rules applied 1661 place count 74 transition count 45
Discarding 4 places :
Symmetric choice reduction at 7 with 4 rule applications. Total rules 1665 place count 70 transition count 41
Iterating global reduction 7 with 4 rules applied. Total rules applied 1669 place count 70 transition count 41
Applied a total of 1669 rules in 539 ms. Remains 70 /3971 variables (removed 3901) and now considering 41/29091 (removed 29050) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 555 ms. Remains : 70/3971 places, 41/29091 transitions.
RANDOM walk for 40000 steps (8 resets) in 346 ms. (115 steps per ms) remains 4/4 properties
BEST_FIRST walk for 40004 steps (8 resets) in 191 ms. (208 steps per ms) remains 4/4 properties
BEST_FIRST walk for 40004 steps (8 resets) in 126 ms. (314 steps per ms) remains 4/4 properties
BEST_FIRST walk for 40004 steps (8 resets) in 105 ms. (377 steps per ms) remains 4/4 properties
BEST_FIRST walk for 40004 steps (8 resets) in 116 ms. (341 steps per ms) remains 4/4 properties
Probably explored full state space saw : 10369 states, properties seen :0
Probabilistic random walk after 124418 steps, saw 10369 distinct states, run finished after 558 ms. (steps per millisecond=222 ) properties seen :0
Explored full state space saw : 10369 states, properties seen :0
Exhaustive walk after 124418 steps, saw 10369 distinct states, run finished after 519 ms. (steps per millisecond=239 ) properties seen :0
FORMULA DLCflexbar-PT-8a-ReachabilityCardinality-2024-09 TRUE TECHNIQUES TOPOLOGICAL EXHAUSTIVE_WALK
FORMULA DLCflexbar-PT-8a-ReachabilityCardinality-2024-07 TRUE TECHNIQUES TOPOLOGICAL EXHAUSTIVE_WALK
FORMULA DLCflexbar-PT-8a-ReachabilityCardinality-2024-04 TRUE TECHNIQUES TOPOLOGICAL EXHAUSTIVE_WALK
FORMULA DLCflexbar-PT-8a-ReachabilityCardinality-2024-00 TRUE TECHNIQUES TOPOLOGICAL EXHAUSTIVE_WALK
All properties solved without resorting to model-checking.
Total runtime 18937 ms.
ITS solved all properties within timeout

BK_STOP 1717214569252

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-8a"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is DLCflexbar-PT-8a, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r484-smll-171624275300102"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-8a.tgz
mv DLCflexbar-PT-8a execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;