Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r484-smll-171624275200050.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is DLCflexbar-PT-5a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r484-smll-171624275200050
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.2M
-rw-r--r-- 1 mcc users 5.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 62K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Apr 22 14:37 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 22 14:37 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 22 14:37 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Apr 22 14:37 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 12 17:57 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 105K Apr 12 17:57 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 12 16:42 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 94K Apr 12 16:42 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:37 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:37 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 2.8M May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-5a-CTLFireability-2024-00
FORMULA_NAME DLCflexbar-PT-5a-CTLFireability-2024-01
FORMULA_NAME DLCflexbar-PT-5a-CTLFireability-2024-02
FORMULA_NAME DLCflexbar-PT-5a-CTLFireability-2024-03
FORMULA_NAME DLCflexbar-PT-5a-CTLFireability-2024-04
FORMULA_NAME DLCflexbar-PT-5a-CTLFireability-2024-05
FORMULA_NAME DLCflexbar-PT-5a-CTLFireability-2024-06
FORMULA_NAME DLCflexbar-PT-5a-CTLFireability-2024-07
FORMULA_NAME DLCflexbar-PT-5a-CTLFireability-2024-08
FORMULA_NAME DLCflexbar-PT-5a-CTLFireability-2024-09
FORMULA_NAME DLCflexbar-PT-5a-CTLFireability-2024-10
FORMULA_NAME DLCflexbar-PT-5a-CTLFireability-2024-11
FORMULA_NAME DLCflexbar-PT-5a-CTLFireability-2023-12
FORMULA_NAME DLCflexbar-PT-5a-CTLFireability-2023-13
FORMULA_NAME DLCflexbar-PT-5a-CTLFireability-2023-14
FORMULA_NAME DLCflexbar-PT-5a-CTLFireability-2023-15

=== Now, execution of the tool begins

BK_START 1717198606585

Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCflexbar-PT-5a
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-05-31 23:36:49] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-05-31 23:36:49] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-31 23:36:50] [INFO ] Load time of PNML (sax parser for PT used): 916 ms
[2024-05-31 23:36:50] [INFO ] Transformed 1415 places.
[2024-05-31 23:36:50] [INFO ] Transformed 10593 transitions.
[2024-05-31 23:36:50] [INFO ] Found NUPN structural information;
[2024-05-31 23:36:50] [INFO ] Parsed PT model containing 1415 places and 10593 transitions and 41484 arcs in 1236 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 23 ms.
Ensure Unique test removed 1179 transitions
Reduce redundant transitions removed 1179 transitions.
Support contains 208 out of 1415 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1415/1415 places, 9414/9414 transitions.
Discarding 103 places :
Symmetric choice reduction at 0 with 103 rule applications. Total rules 103 place count 1312 transition count 8590
Iterating global reduction 0 with 103 rules applied. Total rules applied 206 place count 1312 transition count 8590
Ensure Unique test removed 52 transitions
Reduce isomorphic transitions removed 52 transitions.
Iterating post reduction 0 with 52 rules applied. Total rules applied 258 place count 1312 transition count 8538
Drop transitions (Redundant composition of simpler transitions.) removed 3248 transitions
Redundant transition composition rules discarded 3248 transitions
Iterating global reduction 1 with 3248 rules applied. Total rules applied 3506 place count 1312 transition count 5290
Applied a total of 3506 rules in 1150 ms. Remains 1312 /1415 variables (removed 103) and now considering 5290/9414 (removed 4124) transitions.
[2024-05-31 23:36:52] [INFO ] Flow matrix only has 579 transitions (discarded 4711 similar events)
// Phase 1: matrix 579 rows 1312 cols
[2024-05-31 23:36:52] [INFO ] Computed 979 invariants in 39 ms
[2024-05-31 23:37:04] [INFO ] Implicit Places using invariants in 12310 ms returned [402, 403, 404, 406, 407, 408, 409, 410, 411, 413, 414, 415, 416, 417, 418, 420, 421, 422, 423, 424, 425, 426, 428, 429, 430, 431, 432, 434, 435, 436, 438, 439, 440, 442, 443, 444, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 502, 503, 504, 505, 506, 507, 508, 509, 511, 512, 514, 515, 516, 517, 518, 519, 520, 521, 523, 524, 526, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 548, 549, 550, 551, 552, 553, 554, 556, 557, 558, 560, 561, 562, 564, 565, 567, 570, 571, 572, 573, 575, 576, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 589, 590, 591, 592, 593, 594, 596, 597, 598, 599, 601, 602, 603, 604, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 638, 639, 640, 641, 642, 643, 644, 645, 646, 648, 649, 650, 651, 652, 653, 654, 655, 656, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 704, 705, 707, 708, 711, 712, 713, 714, 715, 716, 717, 718, 719, 721, 722, 723, 724, 725, 726, 730, 731, 732, 733, 734, 735, 736, 738, 739, 740, 741, 743, 744, 745, 746, 747, 749, 750, 751, 752, 753, 754, 755, 756, 757, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 825, 826, 828, 829, 830, 832, 833, 834, 835, 836, 837, 838, 839, 840, 842, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 857, 858, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 909, 910, 911, 912, 913, 914, 915, 916, 918, 920, 921, 922, 923, 924, 925, 926, 927, 929, 930, 931, 932, 933, 934, 935, 936, 937, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 952, 954, 955, 956, 957, 958, 959, 960, 961, 962, 964, 965, 966, 967, 968, 969, 970, 971, 973, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 992, 993, 994, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1022, 1023, 1024, 1025, 1026, 1027, 1029, 1030, 1031, 1032, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1056, 1058, 1059, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1072, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1088, 1089, 1090, 1091, 1092, 1094, 1095, 1096, 1097, 1099, 1100, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1119, 1120, 1121, 1122, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1132, 1133, 1134, 1136, 1137, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1172, 1173, 1174, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1192, 1193, 1195, 1196, 1197, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1222, 1223, 1224, 1225, 1226, 1228, 1229, 1230, 1231, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1273, 1274, 1275, 1276, 1277, 1278, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1289, 1290, 1291, 1292, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1310, 1311]
Discarding 798 places :
Ensure Unique test removed 3853 transitions
Reduce isomorphic transitions removed 3853 transitions.
Implicit Place search using SMT only with invariants took 12413 ms to find 798 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 514/1415 places, 1437/9414 transitions.
Drop transitions (Redundant composition of simpler transitions.) removed 672 transitions
Redundant transition composition rules discarded 672 transitions
Iterating global reduction 0 with 672 rules applied. Total rules applied 672 place count 514 transition count 765
Applied a total of 672 rules in 28 ms. Remains 514 /514 variables (removed 0) and now considering 765/1437 (removed 672) transitions.
[2024-05-31 23:37:04] [INFO ] Flow matrix only has 579 transitions (discarded 186 similar events)
// Phase 1: matrix 579 rows 514 cols
[2024-05-31 23:37:04] [INFO ] Computed 181 invariants in 8 ms
[2024-05-31 23:37:05] [INFO ] Implicit Places using invariants in 371 ms returned []
[2024-05-31 23:37:05] [INFO ] Flow matrix only has 579 transitions (discarded 186 similar events)
[2024-05-31 23:37:05] [INFO ] Invariant cache hit.
[2024-05-31 23:37:05] [INFO ] State equation strengthened by 1 read => feed constraints.
[2024-05-31 23:37:05] [INFO ] Implicit Places using invariants and state equation in 688 ms returned []
Implicit Place search using SMT with State Equation took 1061 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 2 : 514/1415 places, 765/9414 transitions.
Finished structural reductions in LTL mode , in 2 iterations and 14684 ms. Remains : 514/1415 places, 765/9414 transitions.
Support contains 208 out of 514 places after structural reductions.
[2024-05-31 23:37:06] [INFO ] Flatten gal took : 205 ms
[2024-05-31 23:37:06] [INFO ] Flatten gal took : 88 ms
[2024-05-31 23:37:06] [INFO ] Input system was already deterministic with 765 transitions.
RANDOM walk for 40000 steps (8 resets) in 2711 ms. (14 steps per ms) remains 1/87 properties
BEST_FIRST walk for 40004 steps (8 resets) in 400 ms. (99 steps per ms) remains 1/1 properties
[2024-05-31 23:37:07] [INFO ] Flow matrix only has 579 transitions (discarded 186 similar events)
[2024-05-31 23:37:07] [INFO ] Invariant cache hit.
[2024-05-31 23:37:07] [INFO ] State equation strengthened by 1 read => feed constraints.
At refinement iteration 0 (INCLUDED_ONLY) 0/13 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 1 (OVERLAPS) 55/68 variables, 13/13 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/68 variables, 0/13 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 3 (OVERLAPS) 446/514 variables, 168/181 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/514 variables, 0/181 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 5 (OVERLAPS) 578/1092 variables, 514/695 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/1092 variables, 0/695 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 7 (OVERLAPS) 1/1093 variables, 1/696 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 8 (INCLUDED_ONLY) 0/1093 variables, 0/696 constraints. Problems are: Problem set: 0 solved, 1 unsolved
All remaining problems are real, not stopping.
At refinement iteration 9 (OVERLAPS) 0/1093 variables, 0/696 constraints. Problems are: Problem set: 0 solved, 1 unsolved
No progress, stopping.
After SMT solving in domain Real declared 1093/1093 variables, and 696 constraints, problems are : Problem set: 0 solved, 1 unsolved in 783 ms.
Refiners :[Positive P Invariants (semi-flows): 181/181 constraints, State Equation: 514/514 constraints, ReadFeed: 1/1 constraints, PredecessorRefiner: 1/1 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 1 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/13 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 1 (OVERLAPS) 55/68 variables, 13/13 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/68 variables, 0/13 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 3 (OVERLAPS) 446/514 variables, 168/181 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/514 variables, 0/181 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 5 (OVERLAPS) 578/1092 variables, 514/695 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/1092 variables, 1/696 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/1092 variables, 0/696 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 8 (OVERLAPS) 1/1093 variables, 1/697 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 9 (INCLUDED_ONLY) 0/1093 variables, 0/697 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 10 (OVERLAPS) 0/1093 variables, 0/697 constraints. Problems are: Problem set: 0 solved, 1 unsolved
No progress, stopping.
After SMT solving in domain Int declared 1093/1093 variables, and 697 constraints, problems are : Problem set: 0 solved, 1 unsolved in 782 ms.
Refiners :[Positive P Invariants (semi-flows): 181/181 constraints, State Equation: 514/514 constraints, ReadFeed: 1/1 constraints, PredecessorRefiner: 1/1 constraints, Known Traps: 0/0 constraints]
After SMT, in 1624ms problems are : Problem set: 0 solved, 1 unsolved
Finished Parikh walk after 115 steps, including 0 resets, run visited all 1 properties in 10 ms. (steps per millisecond=11 )
Parikh walk visited 1 properties in 22 ms.
[2024-05-31 23:37:09] [INFO ] Flatten gal took : 73 ms
[2024-05-31 23:37:09] [INFO ] Flatten gal took : 75 ms
[2024-05-31 23:37:09] [INFO ] Input system was already deterministic with 765 transitions.
Computed a total of 113 stabilizing places and 1 stable transitions
Graph (complete) has 945 edges and 514 vertex of which 402 are kept as prefixes of interest. Removing 112 places using SCC suffix rule.13 ms
Starting structural reductions in SI_CTL mode, iteration 0 : 514/514 places, 765/765 transitions.
Graph (trivial) has 753 edges and 514 vertex of which 394 / 514 are part of one of the 69 SCC in 6 ms
Free SCC test removed 325 places
Ensure Unique test removed 680 transitions
Reduce isomorphic transitions removed 680 transitions.
Graph (complete) has 265 edges and 189 vertex of which 80 are kept as prefixes of interest. Removing 109 places using SCC suffix rule.1 ms
Discarding 109 places :
Also discarding 0 output transitions
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 3 place count 80 transition count 84
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 4 place count 79 transition count 84
Discarding 64 places :
Symmetric choice reduction at 2 with 64 rule applications. Total rules 68 place count 15 transition count 20
Iterating global reduction 2 with 64 rules applied. Total rules applied 132 place count 15 transition count 20
Drop transitions (Redundant composition of simpler transitions.) removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 2 with 1 rules applied. Total rules applied 133 place count 15 transition count 19
Applied a total of 133 rules in 57 ms. Remains 15 /514 variables (removed 499) and now considering 19/765 (removed 746) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 58 ms. Remains : 15/514 places, 19/765 transitions.
[2024-05-31 23:37:09] [INFO ] Flatten gal took : 2 ms
[2024-05-31 23:37:09] [INFO ] Flatten gal took : 2 ms
[2024-05-31 23:37:09] [INFO ] Input system was already deterministic with 19 transitions.
Starting structural reductions in LTL mode, iteration 0 : 514/514 places, 765/765 transitions.
Reduce places removed 104 places and 0 transitions.
Iterating post reduction 0 with 104 rules applied. Total rules applied 104 place count 410 transition count 765
Discarding 34 places :
Symmetric choice reduction at 1 with 34 rule applications. Total rules 138 place count 376 transition count 697
Iterating global reduction 1 with 34 rules applied. Total rules applied 172 place count 376 transition count 697
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 1 with 10 rules applied. Total rules applied 182 place count 376 transition count 687
Applied a total of 182 rules in 42 ms. Remains 376 /514 variables (removed 138) and now considering 687/765 (removed 78) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 44 ms. Remains : 376/514 places, 687/765 transitions.
[2024-05-31 23:37:10] [INFO ] Flatten gal took : 35 ms
[2024-05-31 23:37:10] [INFO ] Flatten gal took : 35 ms
[2024-05-31 23:37:10] [INFO ] Input system was already deterministic with 687 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 514/514 places, 765/765 transitions.
Graph (trivial) has 755 edges and 514 vertex of which 395 / 514 are part of one of the 68 SCC in 2 ms
Free SCC test removed 327 places
Ensure Unique test removed 684 transitions
Reduce isomorphic transitions removed 684 transitions.
Graph (complete) has 261 edges and 187 vertex of which 77 are kept as prefixes of interest. Removing 110 places using SCC suffix rule.2 ms
Discarding 110 places :
Also discarding 0 output transitions
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 0 with 2 rules applied. Total rules applied 4 place count 77 transition count 79
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 7 place count 75 transition count 78
Discarding 66 places :
Symmetric choice reduction at 2 with 66 rule applications. Total rules 73 place count 9 transition count 12
Iterating global reduction 2 with 66 rules applied. Total rules applied 139 place count 9 transition count 12
Applied a total of 139 rules in 22 ms. Remains 9 /514 variables (removed 505) and now considering 12/765 (removed 753) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 24 ms. Remains : 9/514 places, 12/765 transitions.
[2024-05-31 23:37:10] [INFO ] Flatten gal took : 1 ms
[2024-05-31 23:37:10] [INFO ] Flatten gal took : 1 ms
[2024-05-31 23:37:10] [INFO ] Input system was already deterministic with 12 transitions.
Starting structural reductions in LTL mode, iteration 0 : 514/514 places, 765/765 transitions.
Reduce places removed 110 places and 0 transitions.
Iterating post reduction 0 with 110 rules applied. Total rules applied 110 place count 404 transition count 765
Discarding 34 places :
Symmetric choice reduction at 1 with 34 rule applications. Total rules 144 place count 370 transition count 697
Iterating global reduction 1 with 34 rules applied. Total rules applied 178 place count 370 transition count 697
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 1 with 10 rules applied. Total rules applied 188 place count 370 transition count 687
Applied a total of 188 rules in 37 ms. Remains 370 /514 variables (removed 144) and now considering 687/765 (removed 78) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 39 ms. Remains : 370/514 places, 687/765 transitions.
[2024-05-31 23:37:10] [INFO ] Flatten gal took : 33 ms
[2024-05-31 23:37:10] [INFO ] Flatten gal took : 33 ms
[2024-05-31 23:37:10] [INFO ] Input system was already deterministic with 687 transitions.
Starting structural reductions in LTL mode, iteration 0 : 514/514 places, 765/765 transitions.
Reduce places removed 110 places and 0 transitions.
Iterating post reduction 0 with 110 rules applied. Total rules applied 110 place count 404 transition count 765
Discarding 34 places :
Symmetric choice reduction at 1 with 34 rule applications. Total rules 144 place count 370 transition count 697
Iterating global reduction 1 with 34 rules applied. Total rules applied 178 place count 370 transition count 697
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 1 with 9 rules applied. Total rules applied 187 place count 370 transition count 688
Applied a total of 187 rules in 33 ms. Remains 370 /514 variables (removed 144) and now considering 688/765 (removed 77) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 35 ms. Remains : 370/514 places, 688/765 transitions.
[2024-05-31 23:37:10] [INFO ] Flatten gal took : 30 ms
[2024-05-31 23:37:10] [INFO ] Flatten gal took : 27 ms
[2024-05-31 23:37:10] [INFO ] Input system was already deterministic with 688 transitions.
Starting structural reductions in LTL mode, iteration 0 : 514/514 places, 765/765 transitions.
Reduce places removed 107 places and 0 transitions.
Iterating post reduction 0 with 107 rules applied. Total rules applied 107 place count 407 transition count 765
Discarding 34 places :
Symmetric choice reduction at 1 with 34 rule applications. Total rules 141 place count 373 transition count 697
Iterating global reduction 1 with 34 rules applied. Total rules applied 175 place count 373 transition count 697
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 1 with 10 rules applied. Total rules applied 185 place count 373 transition count 687
Applied a total of 185 rules in 27 ms. Remains 373 /514 variables (removed 141) and now considering 687/765 (removed 78) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 28 ms. Remains : 373/514 places, 687/765 transitions.
[2024-05-31 23:37:10] [INFO ] Flatten gal took : 18 ms
[2024-05-31 23:37:10] [INFO ] Flatten gal took : 18 ms
[2024-05-31 23:37:10] [INFO ] Input system was already deterministic with 687 transitions.
Starting structural reductions in LTL mode, iteration 0 : 514/514 places, 765/765 transitions.
Reduce places removed 85 places and 0 transitions.
Iterating post reduction 0 with 85 rules applied. Total rules applied 85 place count 429 transition count 765
Discarding 26 places :
Symmetric choice reduction at 1 with 26 rule applications. Total rules 111 place count 403 transition count 713
Iterating global reduction 1 with 26 rules applied. Total rules applied 137 place count 403 transition count 713
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 1 with 8 rules applied. Total rules applied 145 place count 403 transition count 705
Applied a total of 145 rules in 22 ms. Remains 403 /514 variables (removed 111) and now considering 705/765 (removed 60) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 23 ms. Remains : 403/514 places, 705/765 transitions.
[2024-05-31 23:37:10] [INFO ] Flatten gal took : 18 ms
[2024-05-31 23:37:10] [INFO ] Flatten gal took : 18 ms
[2024-05-31 23:37:10] [INFO ] Input system was already deterministic with 705 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 514/514 places, 765/765 transitions.
Graph (trivial) has 756 edges and 514 vertex of which 394 / 514 are part of one of the 69 SCC in 2 ms
Free SCC test removed 325 places
Ensure Unique test removed 678 transitions
Reduce isomorphic transitions removed 678 transitions.
Graph (complete) has 267 edges and 189 vertex of which 79 are kept as prefixes of interest. Removing 110 places using SCC suffix rule.1 ms
Discarding 110 places :
Also discarding 0 output transitions
Drop transitions (Trivial Post-Agglo cleanup.) removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 3 place count 79 transition count 86
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 4 place count 78 transition count 86
Discarding 67 places :
Symmetric choice reduction at 2 with 67 rule applications. Total rules 71 place count 11 transition count 18
Iterating global reduction 2 with 67 rules applied. Total rules applied 138 place count 11 transition count 18
Drop transitions (Redundant composition of simpler transitions.) removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 2 with 2 rules applied. Total rules applied 140 place count 11 transition count 16
Applied a total of 140 rules in 17 ms. Remains 11 /514 variables (removed 503) and now considering 16/765 (removed 749) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 17 ms. Remains : 11/514 places, 16/765 transitions.
[2024-05-31 23:37:10] [INFO ] Flatten gal took : 1 ms
[2024-05-31 23:37:10] [INFO ] Flatten gal took : 1 ms
[2024-05-31 23:37:10] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in LTL mode, iteration 0 : 514/514 places, 765/765 transitions.
Reduce places removed 104 places and 0 transitions.
Iterating post reduction 0 with 104 rules applied. Total rules applied 104 place count 410 transition count 765
Discarding 32 places :
Symmetric choice reduction at 1 with 32 rule applications. Total rules 136 place count 378 transition count 701
Iterating global reduction 1 with 32 rules applied. Total rules applied 168 place count 378 transition count 701
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 1 with 10 rules applied. Total rules applied 178 place count 378 transition count 691
Applied a total of 178 rules in 21 ms. Remains 378 /514 variables (removed 136) and now considering 691/765 (removed 74) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 22 ms. Remains : 378/514 places, 691/765 transitions.
[2024-05-31 23:37:10] [INFO ] Flatten gal took : 16 ms
[2024-05-31 23:37:11] [INFO ] Flatten gal took : 16 ms
[2024-05-31 23:37:11] [INFO ] Input system was already deterministic with 691 transitions.
Starting structural reductions in LTL mode, iteration 0 : 514/514 places, 765/765 transitions.
Reduce places removed 100 places and 0 transitions.
Iterating post reduction 0 with 100 rules applied. Total rules applied 100 place count 414 transition count 765
Discarding 30 places :
Symmetric choice reduction at 1 with 30 rule applications. Total rules 130 place count 384 transition count 705
Iterating global reduction 1 with 30 rules applied. Total rules applied 160 place count 384 transition count 705
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 1 with 10 rules applied. Total rules applied 170 place count 384 transition count 695
Applied a total of 170 rules in 23 ms. Remains 384 /514 variables (removed 130) and now considering 695/765 (removed 70) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 24 ms. Remains : 384/514 places, 695/765 transitions.
[2024-05-31 23:37:11] [INFO ] Flatten gal took : 17 ms
[2024-05-31 23:37:11] [INFO ] Flatten gal took : 16 ms
[2024-05-31 23:37:11] [INFO ] Input system was already deterministic with 695 transitions.
Starting structural reductions in LTL mode, iteration 0 : 514/514 places, 765/765 transitions.
Reduce places removed 101 places and 0 transitions.
Iterating post reduction 0 with 101 rules applied. Total rules applied 101 place count 413 transition count 765
Discarding 28 places :
Symmetric choice reduction at 1 with 28 rule applications. Total rules 129 place count 385 transition count 709
Iterating global reduction 1 with 28 rules applied. Total rules applied 157 place count 385 transition count 709
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 1 with 6 rules applied. Total rules applied 163 place count 385 transition count 703
Applied a total of 163 rules in 17 ms. Remains 385 /514 variables (removed 129) and now considering 703/765 (removed 62) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 19 ms. Remains : 385/514 places, 703/765 transitions.
[2024-05-31 23:37:11] [INFO ] Flatten gal took : 16 ms
[2024-05-31 23:37:11] [INFO ] Flatten gal took : 17 ms
[2024-05-31 23:37:11] [INFO ] Input system was already deterministic with 703 transitions.
Starting structural reductions in LTL mode, iteration 0 : 514/514 places, 765/765 transitions.
Reduce places removed 108 places and 0 transitions.
Iterating post reduction 0 with 108 rules applied. Total rules applied 108 place count 406 transition count 765
Discarding 35 places :
Symmetric choice reduction at 1 with 35 rule applications. Total rules 143 place count 371 transition count 695
Iterating global reduction 1 with 35 rules applied. Total rules applied 178 place count 371 transition count 695
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 1 with 10 rules applied. Total rules applied 188 place count 371 transition count 685
Applied a total of 188 rules in 18 ms. Remains 371 /514 variables (removed 143) and now considering 685/765 (removed 80) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 371/514 places, 685/765 transitions.
[2024-05-31 23:37:11] [INFO ] Flatten gal took : 16 ms
[2024-05-31 23:37:11] [INFO ] Flatten gal took : 15 ms
[2024-05-31 23:37:11] [INFO ] Input system was already deterministic with 685 transitions.
Starting structural reductions in LTL mode, iteration 0 : 514/514 places, 765/765 transitions.
Reduce places removed 90 places and 0 transitions.
Iterating post reduction 0 with 90 rules applied. Total rules applied 90 place count 424 transition count 765
Discarding 28 places :
Symmetric choice reduction at 1 with 28 rule applications. Total rules 118 place count 396 transition count 709
Iterating global reduction 1 with 28 rules applied. Total rules applied 146 place count 396 transition count 709
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 153 place count 396 transition count 702
Applied a total of 153 rules in 17 ms. Remains 396 /514 variables (removed 118) and now considering 702/765 (removed 63) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 17 ms. Remains : 396/514 places, 702/765 transitions.
[2024-05-31 23:37:11] [INFO ] Flatten gal took : 15 ms
[2024-05-31 23:37:11] [INFO ] Flatten gal took : 16 ms
[2024-05-31 23:37:11] [INFO ] Input system was already deterministic with 702 transitions.
Starting structural reductions in LTL mode, iteration 0 : 514/514 places, 765/765 transitions.
Reduce places removed 109 places and 0 transitions.
Iterating post reduction 0 with 109 rules applied. Total rules applied 109 place count 405 transition count 765
Discarding 33 places :
Symmetric choice reduction at 1 with 33 rule applications. Total rules 142 place count 372 transition count 699
Iterating global reduction 1 with 33 rules applied. Total rules applied 175 place count 372 transition count 699
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 1 with 10 rules applied. Total rules applied 185 place count 372 transition count 689
Applied a total of 185 rules in 11 ms. Remains 372 /514 variables (removed 142) and now considering 689/765 (removed 76) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 372/514 places, 689/765 transitions.
[2024-05-31 23:37:11] [INFO ] Flatten gal took : 13 ms
[2024-05-31 23:37:11] [INFO ] Flatten gal took : 14 ms
[2024-05-31 23:37:11] [INFO ] Input system was already deterministic with 689 transitions.
Starting structural reductions in LTL mode, iteration 0 : 514/514 places, 765/765 transitions.
Reduce places removed 103 places and 0 transitions.
Iterating post reduction 0 with 103 rules applied. Total rules applied 103 place count 411 transition count 765
Discarding 33 places :
Symmetric choice reduction at 1 with 33 rule applications. Total rules 136 place count 378 transition count 699
Iterating global reduction 1 with 33 rules applied. Total rules applied 169 place count 378 transition count 699
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 1 with 10 rules applied. Total rules applied 179 place count 378 transition count 689
Applied a total of 179 rules in 13 ms. Remains 378 /514 variables (removed 136) and now considering 689/765 (removed 76) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 378/514 places, 689/765 transitions.
[2024-05-31 23:37:11] [INFO ] Flatten gal took : 15 ms
[2024-05-31 23:37:11] [INFO ] Flatten gal took : 16 ms
[2024-05-31 23:37:11] [INFO ] Input system was already deterministic with 689 transitions.
Starting structural reductions in LTL mode, iteration 0 : 514/514 places, 765/765 transitions.
Reduce places removed 109 places and 0 transitions.
Iterating post reduction 0 with 109 rules applied. Total rules applied 109 place count 405 transition count 765
Discarding 33 places :
Symmetric choice reduction at 1 with 33 rule applications. Total rules 142 place count 372 transition count 699
Iterating global reduction 1 with 33 rules applied. Total rules applied 175 place count 372 transition count 699
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 1 with 8 rules applied. Total rules applied 183 place count 372 transition count 691
Applied a total of 183 rules in 10 ms. Remains 372 /514 variables (removed 142) and now considering 691/765 (removed 74) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 372/514 places, 691/765 transitions.
[2024-05-31 23:37:11] [INFO ] Flatten gal took : 14 ms
[2024-05-31 23:37:11] [INFO ] Flatten gal took : 13 ms
[2024-05-31 23:37:11] [INFO ] Input system was already deterministic with 691 transitions.
[2024-05-31 23:37:11] [INFO ] Flatten gal took : 21 ms
[2024-05-31 23:37:11] [INFO ] Flatten gal took : 21 ms
[2024-05-31 23:37:11] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 8 ms.
[2024-05-31 23:37:11] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 514 places, 765 transitions and 1710 arcs took 11 ms.
Total runtime 22178 ms.
There are residual formulas that ITS could not solve within timeout
Usage: pnml2lts-sym [-gvqh] [--order=]
[--mu-opt] [--saturation=]
[--sat-granularity=] [--save-sat-levels]
[--guidance=] [-d|--deadlock]
[--action=] [-i|--invariant=STRING] [-n|--no-exit]
[--trace=] [--type=]
[--mu=.mu] [--ctl-star=.ctl]
[--ctl=.ctl] [--ltl=.ltl] [--dot=STRING]
[--save-levels=STRING] [--pg-solve] [--attr=]
[--saturating-attractor] [--write-strategy=.spg]
[--check-strategy] [--interactive-play] [--player]
[--pg-write=.spg] [--no-matrix] [--noack=<1|2>]
[--edge-label=] [--labels] [-m|--matrix]
[--mucalc=.mcf|] [-c|--cache]
[--allow-undefined-edges] [--allow-undefined-values]
[-p|--por= (default: heur)]
[--weak=[valmari] (default: uses stronger left-commutativity)]
[--leap] [-r|--regroup=<(T,)+>] [--sloan-w1=] [--sloan-w2=]
[--cw-max-cols=] [--cw-max-rows=] [--col-ins=<(C.C',)+>]
[--mh-timeout=] [--row-perm=<(R,)+>] [--col-perm=<(C,)+>]
[--graph-metrics] [--regroup-exit] [--regroup-time]
[-g|--pins-guards] [--vset=] [--ldd32-step=]
[--ldd32-cache=] [--ldd-step=] [--ldd-cache=]
[--cache-ratio=] [--max-increase=]
[--min-free-nodes=] [--fdd-bits=]
[--fdd-reorder=]
[--vset-cache-diff=] [--no-soundness-check] [--precise]
[--next-union] [--peak-nodes] [--maxsum=]
[--block-size=] [--cluster-size=] [-v] [-q]
[--debug=] [--stats] [--where] [--when]
[--timeout=INT] [--version] [-h|--help] [--usage]
[OPTIONS] []
Could not compute solution for formula : DLCflexbar-PT-5a-CTLFireability-2024-00
Could not compute solution for formula : DLCflexbar-PT-5a-CTLFireability-2024-01
Could not compute solution for formula : DLCflexbar-PT-5a-CTLFireability-2024-02
Could not compute solution for formula : DLCflexbar-PT-5a-CTLFireability-2024-03
Could not compute solution for formula : DLCflexbar-PT-5a-CTLFireability-2024-04
Could not compute solution for formula : DLCflexbar-PT-5a-CTLFireability-2024-05
Could not compute solution for formula : DLCflexbar-PT-5a-CTLFireability-2024-06
Could not compute solution for formula : DLCflexbar-PT-5a-CTLFireability-2024-07
Could not compute solution for formula : DLCflexbar-PT-5a-CTLFireability-2024-08
Could not compute solution for formula : DLCflexbar-PT-5a-CTLFireability-2024-09
Could not compute solution for formula : DLCflexbar-PT-5a-CTLFireability-2024-10
Could not compute solution for formula : DLCflexbar-PT-5a-CTLFireability-2024-11
Could not compute solution for formula : DLCflexbar-PT-5a-CTLFireability-2023-12
Could not compute solution for formula : DLCflexbar-PT-5a-CTLFireability-2023-13
Could not compute solution for formula : DLCflexbar-PT-5a-CTLFireability-2023-14
Could not compute solution for formula : DLCflexbar-PT-5a-CTLFireability-2023-15

BK_STOP 1717198632279

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2024
ctl formula name DLCflexbar-PT-5a-CTLFireability-2024-00
ctl formula formula --ctl=/tmp/522/ctl_0_
ctl formula name DLCflexbar-PT-5a-CTLFireability-2024-01
ctl formula formula --ctl=/tmp/522/ctl_1_
ctl formula name DLCflexbar-PT-5a-CTLFireability-2024-02
ctl formula formula --ctl=/tmp/522/ctl_2_
ctl formula name DLCflexbar-PT-5a-CTLFireability-2024-03
ctl formula formula --ctl=/tmp/522/ctl_3_
ctl formula name DLCflexbar-PT-5a-CTLFireability-2024-04
ctl formula formula --ctl=/tmp/522/ctl_4_
ctl formula name DLCflexbar-PT-5a-CTLFireability-2024-05
ctl formula formula --ctl=/tmp/522/ctl_5_
ctl formula name DLCflexbar-PT-5a-CTLFireability-2024-06
ctl formula formula --ctl=/tmp/522/ctl_6_
ctl formula name DLCflexbar-PT-5a-CTLFireability-2024-07
ctl formula formula --ctl=/tmp/522/ctl_7_
ctl formula name DLCflexbar-PT-5a-CTLFireability-2024-08
ctl formula formula --ctl=/tmp/522/ctl_8_
ctl formula name DLCflexbar-PT-5a-CTLFireability-2024-09
ctl formula formula --ctl=/tmp/522/ctl_9_
ctl formula name DLCflexbar-PT-5a-CTLFireability-2024-10
ctl formula formula --ctl=/tmp/522/ctl_10_
ctl formula name DLCflexbar-PT-5a-CTLFireability-2024-11
ctl formula formula --ctl=/tmp/522/ctl_11_
ctl formula name DLCflexbar-PT-5a-CTLFireability-2023-12
ctl formula formula --ctl=/tmp/522/ctl_12_
ctl formula name DLCflexbar-PT-5a-CTLFireability-2023-13
ctl formula formula --ctl=/tmp/522/ctl_13_
ctl formula name DLCflexbar-PT-5a-CTLFireability-2023-14
ctl formula formula --ctl=/tmp/522/ctl_14_
ctl formula name DLCflexbar-PT-5a-CTLFireability-2023-15
ctl formula formula --ctl=/tmp/522/ctl_15_
pnml2lts-sym, ** error **: unknown vector set implementation lddmc

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-5a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is DLCflexbar-PT-5a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r484-smll-171624275200050"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-5a.tgz
mv DLCflexbar-PT-5a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;