Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r476-tall-171620505500250.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is CSRepetitions-PT-05, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r476-tall-171620505500250
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.4M
-rw-r--r-- 1 mcc users 50K Apr 12 09:28 CTLCardinality.txt
-rw-r--r-- 1 mcc users 208K Apr 12 09:28 CTLCardinality.xml
-rw-r--r-- 1 mcc users 78K Apr 12 09:24 CTLFireability.txt
-rw-r--r-- 1 mcc users 340K Apr 12 09:24 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 35K Apr 22 14:32 LTLCardinality.txt
-rw-r--r-- 1 mcc users 101K Apr 22 14:32 LTLCardinality.xml
-rw-r--r-- 1 mcc users 34K Apr 22 14:32 LTLFireability.txt
-rw-r--r-- 1 mcc users 111K Apr 22 14:32 LTLFireability.xml
-rw-r--r-- 1 mcc users 89K Apr 12 09:50 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 361K Apr 12 09:50 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 140K Apr 12 09:45 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 598K Apr 12 09:45 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 7.0K Apr 22 14:32 UpperBounds.txt
-rw-r--r-- 1 mcc users 15K Apr 22 14:32 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 162K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME CSRepetitions-PT-05-CTLFireability-2024-00
FORMULA_NAME CSRepetitions-PT-05-CTLFireability-2024-01
FORMULA_NAME CSRepetitions-PT-05-CTLFireability-2024-02
FORMULA_NAME CSRepetitions-PT-05-CTLFireability-2024-03
FORMULA_NAME CSRepetitions-PT-05-CTLFireability-2024-04
FORMULA_NAME CSRepetitions-PT-05-CTLFireability-2024-05
FORMULA_NAME CSRepetitions-PT-05-CTLFireability-2024-06
FORMULA_NAME CSRepetitions-PT-05-CTLFireability-2024-07
FORMULA_NAME CSRepetitions-PT-05-CTLFireability-2024-08
FORMULA_NAME CSRepetitions-PT-05-CTLFireability-2024-09
FORMULA_NAME CSRepetitions-PT-05-CTLFireability-2024-10
FORMULA_NAME CSRepetitions-PT-05-CTLFireability-2024-11
FORMULA_NAME CSRepetitions-PT-05-CTLFireability-2024-12
FORMULA_NAME CSRepetitions-PT-05-CTLFireability-2024-13
FORMULA_NAME CSRepetitions-PT-05-CTLFireability-2024-14
FORMULA_NAME CSRepetitions-PT-05-CTLFireability-2024-15

=== Now, execution of the tool begins

BK_START 1717202123252

Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=CSRepetitions-PT-05
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-06-01 00:35:24] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-06-01 00:35:24] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-06-01 00:35:24] [INFO ] Load time of PNML (sax parser for PT used): 77 ms
[2024-06-01 00:35:24] [INFO ] Transformed 206 places.
[2024-06-01 00:35:24] [INFO ] Transformed 325 transitions.
[2024-06-01 00:35:24] [INFO ] Parsed PT model containing 206 places and 325 transitions and 1175 arcs in 181 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 31 ms.
Support contains 206 out of 206 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 206/206 places, 325/325 transitions.
Applied a total of 0 rules in 11 ms. Remains 206 /206 variables (removed 0) and now considering 325/325 (removed 0) transitions.
// Phase 1: matrix 325 rows 206 cols
[2024-06-01 00:35:24] [INFO ] Computed 30 invariants in 18 ms
[2024-06-01 00:35:24] [INFO ] Implicit Places using invariants in 182 ms returned []
[2024-06-01 00:35:24] [INFO ] Invariant cache hit.
[2024-06-01 00:35:25] [INFO ] State equation strengthened by 25 read => feed constraints.
[2024-06-01 00:35:25] [INFO ] Implicit Places using invariants and state equation in 140 ms returned []
Implicit Place search using SMT with State Equation took 350 ms to find 0 implicit places.
Running 300 sub problems to find dead transitions.
[2024-06-01 00:35:25] [INFO ] Invariant cache hit.
[2024-06-01 00:35:25] [INFO ] State equation strengthened by 25 read => feed constraints.
At refinement iteration 0 (INCLUDED_ONLY) 0/181 variables, 5/5 constraints. Problems are: Problem set: 0 solved, 300 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/181 variables, 0/5 constraints. Problems are: Problem set: 0 solved, 300 unsolved
At refinement iteration 2 (OVERLAPS) 25/206 variables, 25/30 constraints. Problems are: Problem set: 0 solved, 300 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/206 variables, 0/30 constraints. Problems are: Problem set: 0 solved, 300 unsolved
At refinement iteration 4 (OVERLAPS) 325/531 variables, 206/236 constraints. Problems are: Problem set: 0 solved, 300 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/531 variables, 25/261 constraints. Problems are: Problem set: 0 solved, 300 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/531 variables, 0/261 constraints. Problems are: Problem set: 0 solved, 300 unsolved
At refinement iteration 7 (OVERLAPS) 0/531 variables, 0/261 constraints. Problems are: Problem set: 0 solved, 300 unsolved
No progress, stopping.
After SMT solving in domain Real declared 531/531 variables, and 261 constraints, problems are : Problem set: 0 solved, 300 unsolved in 10338 ms.
Refiners :[Positive P Invariants (semi-flows): 30/30 constraints, State Equation: 206/206 constraints, ReadFeed: 25/25 constraints, PredecessorRefiner: 300/300 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 300 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/181 variables, 5/5 constraints. Problems are: Problem set: 0 solved, 300 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/181 variables, 0/5 constraints. Problems are: Problem set: 0 solved, 300 unsolved
At refinement iteration 2 (OVERLAPS) 25/206 variables, 25/30 constraints. Problems are: Problem set: 0 solved, 300 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/206 variables, 0/30 constraints. Problems are: Problem set: 0 solved, 300 unsolved
At refinement iteration 4 (OVERLAPS) 325/531 variables, 206/236 constraints. Problems are: Problem set: 0 solved, 300 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/531 variables, 25/261 constraints. Problems are: Problem set: 0 solved, 300 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/531 variables, 300/561 constraints. Problems are: Problem set: 0 solved, 300 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/531 variables, 0/561 constraints. Problems are: Problem set: 0 solved, 300 unsolved
At refinement iteration 8 (OVERLAPS) 0/531 variables, 0/561 constraints. Problems are: Problem set: 0 solved, 300 unsolved
No progress, stopping.
After SMT solving in domain Int declared 531/531 variables, and 561 constraints, problems are : Problem set: 0 solved, 300 unsolved in 11527 ms.
Refiners :[Positive P Invariants (semi-flows): 30/30 constraints, State Equation: 206/206 constraints, ReadFeed: 25/25 constraints, PredecessorRefiner: 300/300 constraints, Known Traps: 0/0 constraints]
After SMT, in 22156ms problems are : Problem set: 0 solved, 300 unsolved
Search for dead transitions found 0 dead transitions in 22177ms
Finished structural reductions in LTL mode , in 1 iterations and 22556 ms. Remains : 206/206 places, 325/325 transitions.
Support contains 206 out of 206 places after structural reductions.
[2024-06-01 00:35:47] [INFO ] Flatten gal took : 71 ms
[2024-06-01 00:35:47] [INFO ] Flatten gal took : 52 ms
[2024-06-01 00:35:48] [INFO ] Input system was already deterministic with 325 transitions.
Reduction of identical properties reduced properties to check from 59 to 56
RANDOM walk for 40000 steps (656 resets) in 1953 ms. (20 steps per ms) remains 2/56 properties
BEST_FIRST walk for 40004 steps (31 resets) in 1249 ms. (32 steps per ms) remains 2/2 properties
BEST_FIRST walk for 40004 steps (23 resets) in 113 ms. (350 steps per ms) remains 2/2 properties
[2024-06-01 00:35:49] [INFO ] Invariant cache hit.
[2024-06-01 00:35:49] [INFO ] State equation strengthened by 25 read => feed constraints.
Problem AtomicPropp0 is UNSAT
Problem AtomicPropp56 is UNSAT
After SMT solving in domain Real declared 155/531 variables, and 3 constraints, problems are : Problem set: 2 solved, 0 unsolved in 34 ms.
Refiners :[Positive P Invariants (semi-flows): 3/30 constraints, State Equation: 0/206 constraints, ReadFeed: 0/25 constraints, PredecessorRefiner: 2/2 constraints, Known Traps: 0/0 constraints]
After SMT, in 205ms problems are : Problem set: 2 solved, 0 unsolved
Skipping Parikh replay, no witness traces provided.
Successfully simplified 2 atomic propositions for a total of 16 simplifications.
[2024-06-01 00:35:49] [INFO ] Flatten gal took : 35 ms
[2024-06-01 00:35:49] [INFO ] Flatten gal took : 34 ms
[2024-06-01 00:35:49] [INFO ] Input system was already deterministic with 325 transitions.
Computed a total of 0 stabilizing places and 25 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 206/206 places, 325/325 transitions.
Applied a total of 0 rules in 3 ms. Remains 206 /206 variables (removed 0) and now considering 325/325 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 206/206 places, 325/325 transitions.
[2024-06-01 00:35:49] [INFO ] Flatten gal took : 17 ms
[2024-06-01 00:35:49] [INFO ] Flatten gal took : 17 ms
[2024-06-01 00:35:49] [INFO ] Input system was already deterministic with 325 transitions.
Starting structural reductions in LTL mode, iteration 0 : 206/206 places, 325/325 transitions.
Applied a total of 0 rules in 1 ms. Remains 206 /206 variables (removed 0) and now considering 325/325 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 206/206 places, 325/325 transitions.
[2024-06-01 00:35:49] [INFO ] Flatten gal took : 15 ms
[2024-06-01 00:35:49] [INFO ] Flatten gal took : 18 ms
[2024-06-01 00:35:49] [INFO ] Input system was already deterministic with 325 transitions.
Starting structural reductions in LTL mode, iteration 0 : 206/206 places, 325/325 transitions.
Applied a total of 0 rules in 1 ms. Remains 206 /206 variables (removed 0) and now considering 325/325 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 206/206 places, 325/325 transitions.
[2024-06-01 00:35:49] [INFO ] Flatten gal took : 16 ms
[2024-06-01 00:35:49] [INFO ] Flatten gal took : 20 ms
[2024-06-01 00:35:49] [INFO ] Input system was already deterministic with 325 transitions.
Starting structural reductions in LTL mode, iteration 0 : 206/206 places, 325/325 transitions.
Applied a total of 0 rules in 9 ms. Remains 206 /206 variables (removed 0) and now considering 325/325 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 206/206 places, 325/325 transitions.
[2024-06-01 00:35:50] [INFO ] Flatten gal took : 13 ms
[2024-06-01 00:35:50] [INFO ] Flatten gal took : 14 ms
[2024-06-01 00:35:50] [INFO ] Input system was already deterministic with 325 transitions.
Starting structural reductions in LTL mode, iteration 0 : 206/206 places, 325/325 transitions.
Applied a total of 0 rules in 2 ms. Remains 206 /206 variables (removed 0) and now considering 325/325 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 206/206 places, 325/325 transitions.
[2024-06-01 00:35:50] [INFO ] Flatten gal took : 15 ms
[2024-06-01 00:35:50] [INFO ] Flatten gal took : 17 ms
[2024-06-01 00:35:50] [INFO ] Input system was already deterministic with 325 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 206/206 places, 325/325 transitions.
Applied a total of 0 rules in 22 ms. Remains 206 /206 variables (removed 0) and now considering 325/325 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 22 ms. Remains : 206/206 places, 325/325 transitions.
[2024-06-01 00:35:50] [INFO ] Flatten gal took : 12 ms
[2024-06-01 00:35:50] [INFO ] Flatten gal took : 12 ms
[2024-06-01 00:35:50] [INFO ] Input system was already deterministic with 325 transitions.
Starting structural reductions in LTL mode, iteration 0 : 206/206 places, 325/325 transitions.
Applied a total of 0 rules in 2 ms. Remains 206 /206 variables (removed 0) and now considering 325/325 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 206/206 places, 325/325 transitions.
[2024-06-01 00:35:50] [INFO ] Flatten gal took : 11 ms
[2024-06-01 00:35:50] [INFO ] Flatten gal took : 11 ms
[2024-06-01 00:35:50] [INFO ] Input system was already deterministic with 325 transitions.
Starting structural reductions in LTL mode, iteration 0 : 206/206 places, 325/325 transitions.
Applied a total of 0 rules in 3 ms. Remains 206 /206 variables (removed 0) and now considering 325/325 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 206/206 places, 325/325 transitions.
[2024-06-01 00:35:50] [INFO ] Flatten gal took : 10 ms
[2024-06-01 00:35:50] [INFO ] Flatten gal took : 11 ms
[2024-06-01 00:35:50] [INFO ] Input system was already deterministic with 325 transitions.
Starting structural reductions in LTL mode, iteration 0 : 206/206 places, 325/325 transitions.
Applied a total of 0 rules in 4 ms. Remains 206 /206 variables (removed 0) and now considering 325/325 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 206/206 places, 325/325 transitions.
[2024-06-01 00:35:50] [INFO ] Flatten gal took : 9 ms
[2024-06-01 00:35:50] [INFO ] Flatten gal took : 10 ms
[2024-06-01 00:35:50] [INFO ] Input system was already deterministic with 325 transitions.
Starting structural reductions in LTL mode, iteration 0 : 206/206 places, 325/325 transitions.
Applied a total of 0 rules in 4 ms. Remains 206 /206 variables (removed 0) and now considering 325/325 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 206/206 places, 325/325 transitions.
[2024-06-01 00:35:50] [INFO ] Flatten gal took : 9 ms
[2024-06-01 00:35:50] [INFO ] Flatten gal took : 9 ms
[2024-06-01 00:35:50] [INFO ] Input system was already deterministic with 325 transitions.
Starting structural reductions in LTL mode, iteration 0 : 206/206 places, 325/325 transitions.
Applied a total of 0 rules in 3 ms. Remains 206 /206 variables (removed 0) and now considering 325/325 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 206/206 places, 325/325 transitions.
[2024-06-01 00:35:50] [INFO ] Flatten gal took : 8 ms
[2024-06-01 00:35:50] [INFO ] Flatten gal took : 9 ms
[2024-06-01 00:35:50] [INFO ] Input system was already deterministic with 325 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 206/206 places, 325/325 transitions.
Performed 24 Post agglomeration using F-continuation condition.Transition count delta: 24
Deduced a syphon composed of 24 places in 0 ms
Reduce places removed 48 places and 0 transitions.
Iterating global reduction 0 with 72 rules applied. Total rules applied 72 place count 158 transition count 301
Discarding 115 places :
Symmetric choice reduction at 0 with 115 rule applications. Total rules 187 place count 43 transition count 186
Iterating global reduction 0 with 115 rules applied. Total rules applied 302 place count 43 transition count 186
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 320 place count 25 transition count 78
Iterating global reduction 0 with 18 rules applied. Total rules applied 338 place count 25 transition count 78
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 18 transitions.
Iterating post reduction 0 with 18 rules applied. Total rules applied 356 place count 25 transition count 60
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 1 with 4 rules applied. Total rules applied 360 place count 23 transition count 58
Applied a total of 360 rules in 39 ms. Remains 23 /206 variables (removed 183) and now considering 58/325 (removed 267) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 39 ms. Remains : 23/206 places, 58/325 transitions.
[2024-06-01 00:35:50] [INFO ] Flatten gal took : 1 ms
[2024-06-01 00:35:50] [INFO ] Flatten gal took : 1 ms
[2024-06-01 00:35:50] [INFO ] Input system was already deterministic with 58 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 206/206 places, 325/325 transitions.
Performed 22 Post agglomeration using F-continuation condition.Transition count delta: 22
Deduced a syphon composed of 22 places in 0 ms
Reduce places removed 44 places and 0 transitions.
Iterating global reduction 0 with 66 rules applied. Total rules applied 66 place count 162 transition count 303
Discarding 105 places :
Symmetric choice reduction at 0 with 105 rule applications. Total rules 171 place count 57 transition count 198
Iterating global reduction 0 with 105 rules applied. Total rules applied 276 place count 57 transition count 198
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 291 place count 42 transition count 108
Iterating global reduction 0 with 15 rules applied. Total rules applied 306 place count 42 transition count 108
Ensure Unique test removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 0 with 15 rules applied. Total rules applied 321 place count 42 transition count 93
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 1 with 6 rules applied. Total rules applied 327 place count 39 transition count 90
Applied a total of 327 rules in 20 ms. Remains 39 /206 variables (removed 167) and now considering 90/325 (removed 235) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 21 ms. Remains : 39/206 places, 90/325 transitions.
[2024-06-01 00:35:50] [INFO ] Flatten gal took : 3 ms
[2024-06-01 00:35:50] [INFO ] Flatten gal took : 2 ms
[2024-06-01 00:35:50] [INFO ] Input system was already deterministic with 90 transitions.
Starting structural reductions in LTL mode, iteration 0 : 206/206 places, 325/325 transitions.
Applied a total of 0 rules in 6 ms. Remains 206 /206 variables (removed 0) and now considering 325/325 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 206/206 places, 325/325 transitions.
[2024-06-01 00:35:50] [INFO ] Flatten gal took : 9 ms
[2024-06-01 00:35:50] [INFO ] Flatten gal took : 10 ms
[2024-06-01 00:35:50] [INFO ] Input system was already deterministic with 325 transitions.
Starting structural reductions in LTL mode, iteration 0 : 206/206 places, 325/325 transitions.
Applied a total of 0 rules in 3 ms. Remains 206 /206 variables (removed 0) and now considering 325/325 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 206/206 places, 325/325 transitions.
[2024-06-01 00:35:50] [INFO ] Flatten gal took : 9 ms
[2024-06-01 00:35:50] [INFO ] Flatten gal took : 10 ms
[2024-06-01 00:35:50] [INFO ] Input system was already deterministic with 325 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 206/206 places, 325/325 transitions.
Performed 23 Post agglomeration using F-continuation condition.Transition count delta: 23
Deduced a syphon composed of 23 places in 0 ms
Reduce places removed 46 places and 0 transitions.
Iterating global reduction 0 with 69 rules applied. Total rules applied 69 place count 160 transition count 302
Discarding 110 places :
Symmetric choice reduction at 0 with 110 rule applications. Total rules 179 place count 50 transition count 192
Iterating global reduction 0 with 110 rules applied. Total rules applied 289 place count 50 transition count 192
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 307 place count 32 transition count 84
Iterating global reduction 0 with 18 rules applied. Total rules applied 325 place count 32 transition count 84
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 18 transitions.
Iterating post reduction 0 with 18 rules applied. Total rules applied 343 place count 32 transition count 66
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 1 with 8 rules applied. Total rules applied 351 place count 28 transition count 62
Applied a total of 351 rules in 25 ms. Remains 28 /206 variables (removed 178) and now considering 62/325 (removed 263) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 25 ms. Remains : 28/206 places, 62/325 transitions.
[2024-06-01 00:35:50] [INFO ] Flatten gal took : 2 ms
[2024-06-01 00:35:50] [INFO ] Flatten gal took : 2 ms
[2024-06-01 00:35:50] [INFO ] Input system was already deterministic with 62 transitions.
[2024-06-01 00:35:50] [INFO ] Flatten gal took : 26 ms
[2024-06-01 00:35:50] [INFO ] Flatten gal took : 26 ms
[2024-06-01 00:35:51] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 22 ms.
[2024-06-01 00:35:51] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 206 places, 325 transitions and 1175 arcs took 4 ms.
Total runtime 26683 ms.
There are residual formulas that ITS could not solve within timeout
Usage: pnml2lts-sym [-gvqh] [--order=]
[--mu-opt] [--saturation=]
[--sat-granularity=] [--save-sat-levels]
[--guidance=] [-d|--deadlock]
[--action=] [-i|--invariant=STRING] [-n|--no-exit]
[--trace=] [--type=]
[--mu=.mu] [--ctl-star=.ctl]
[--ctl=.ctl] [--ltl=.ltl] [--dot=STRING]
[--save-levels=STRING] [--pg-solve] [--attr=]
[--saturating-attractor] [--write-strategy=.spg]
[--check-strategy] [--interactive-play] [--player]
[--pg-write=.spg] [--no-matrix] [--noack=<1|2>]
[--edge-label=] [--labels] [-m|--matrix]
[--mucalc=.mcf|] [-c|--cache]
[--allow-undefined-edges] [--allow-undefined-values]
[-p|--por= (default: heur)]
[--weak=[valmari] (default: uses stronger left-commutativity)]
[--leap] [-r|--regroup=<(T,)+>] [--sloan-w1=] [--sloan-w2=]
[--cw-max-cols=] [--cw-max-rows=] [--col-ins=<(C.C',)+>]
[--mh-timeout=] [--row-perm=<(R,)+>] [--col-perm=<(C,)+>]
[--graph-metrics] [--regroup-exit] [--regroup-time]
[-g|--pins-guards] [--vset=] [--ldd32-step=]
[--ldd32-cache=] [--ldd-step=] [--ldd-cache=]
[--cache-ratio=] [--max-increase=]
[--min-free-nodes=] [--fdd-bits=]
[--fdd-reorder=]
[--vset-cache-diff=] [--no-soundness-check] [--precise]
[--next-union] [--peak-nodes] [--maxsum=]
[--block-size=] [--cluster-size=] [-v] [-q]
[--debug=] [--stats] [--where] [--when]
[--timeout=INT] [--version] [-h|--help] [--usage]
[OPTIONS] []
Could not compute solution for formula : CSRepetitions-PT-05-CTLFireability-2024-00
Could not compute solution for formula : CSRepetitions-PT-05-CTLFireability-2024-01
Could not compute solution for formula : CSRepetitions-PT-05-CTLFireability-2024-02
Could not compute solution for formula : CSRepetitions-PT-05-CTLFireability-2024-03
Could not compute solution for formula : CSRepetitions-PT-05-CTLFireability-2024-04
Could not compute solution for formula : CSRepetitions-PT-05-CTLFireability-2024-05
Could not compute solution for formula : CSRepetitions-PT-05-CTLFireability-2024-06
Could not compute solution for formula : CSRepetitions-PT-05-CTLFireability-2024-07
Could not compute solution for formula : CSRepetitions-PT-05-CTLFireability-2024-08
Could not compute solution for formula : CSRepetitions-PT-05-CTLFireability-2024-09
Could not compute solution for formula : CSRepetitions-PT-05-CTLFireability-2024-10
Could not compute solution for formula : CSRepetitions-PT-05-CTLFireability-2024-11
Could not compute solution for formula : CSRepetitions-PT-05-CTLFireability-2024-12
Could not compute solution for formula : CSRepetitions-PT-05-CTLFireability-2024-13
Could not compute solution for formula : CSRepetitions-PT-05-CTLFireability-2024-14
Could not compute solution for formula : CSRepetitions-PT-05-CTLFireability-2024-15

BK_STOP 1717202151546

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2024
ctl formula name CSRepetitions-PT-05-CTLFireability-2024-00
ctl formula formula --ctl=/tmp/520/ctl_0_
ctl formula name CSRepetitions-PT-05-CTLFireability-2024-01
ctl formula formula --ctl=/tmp/520/ctl_1_
ctl formula name CSRepetitions-PT-05-CTLFireability-2024-02
ctl formula formula --ctl=/tmp/520/ctl_2_
ctl formula name CSRepetitions-PT-05-CTLFireability-2024-03
ctl formula formula --ctl=/tmp/520/ctl_3_
ctl formula name CSRepetitions-PT-05-CTLFireability-2024-04
ctl formula formula --ctl=/tmp/520/ctl_4_
ctl formula name CSRepetitions-PT-05-CTLFireability-2024-05
ctl formula formula --ctl=/tmp/520/ctl_5_
ctl formula name CSRepetitions-PT-05-CTLFireability-2024-06
ctl formula formula --ctl=/tmp/520/ctl_6_
ctl formula name CSRepetitions-PT-05-CTLFireability-2024-07
ctl formula formula --ctl=/tmp/520/ctl_7_
ctl formula name CSRepetitions-PT-05-CTLFireability-2024-08
ctl formula formula --ctl=/tmp/520/ctl_8_
ctl formula name CSRepetitions-PT-05-CTLFireability-2024-09
ctl formula formula --ctl=/tmp/520/ctl_9_
ctl formula name CSRepetitions-PT-05-CTLFireability-2024-10
ctl formula formula --ctl=/tmp/520/ctl_10_
ctl formula name CSRepetitions-PT-05-CTLFireability-2024-11
ctl formula formula --ctl=/tmp/520/ctl_11_
ctl formula name CSRepetitions-PT-05-CTLFireability-2024-12
ctl formula formula --ctl=/tmp/520/ctl_12_
ctl formula name CSRepetitions-PT-05-CTLFireability-2024-13
ctl formula formula --ctl=/tmp/520/ctl_13_
ctl formula name CSRepetitions-PT-05-CTLFireability-2024-14
ctl formula formula --ctl=/tmp/520/ctl_14_
ctl formula name CSRepetitions-PT-05-CTLFireability-2024-15
ctl formula formula --ctl=/tmp/520/ctl_15_
pnml2lts-sym, ** error **: unknown vector set implementation lddmc

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CSRepetitions-PT-05"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is CSRepetitions-PT-05, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r476-tall-171620505500250"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/CSRepetitions-PT-05.tgz
mv CSRepetitions-PT-05 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;