Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r464-smll-171620118200294.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is AirplaneLD-PT-1000, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r464-smll-171620118200294
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 26M
-rw-r--r-- 1 mcc users 740K Apr 12 04:40 CTLCardinality.txt
-rw-r--r-- 1 mcc users 2.5M Apr 12 04:40 CTLCardinality.xml
-rw-r--r-- 1 mcc users 493K Apr 12 04:09 CTLFireability.txt
-rw-r--r-- 1 mcc users 2.7M Apr 12 04:09 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 279K Apr 22 14:27 LTLCardinality.txt
-rw-r--r-- 1 mcc users 700K Apr 22 14:27 LTLCardinality.xml
-rw-r--r-- 1 mcc users 262K Apr 22 14:27 LTLFireability.txt
-rw-r--r-- 1 mcc users 1.1M Apr 22 14:27 LTLFireability.xml
-rw-r--r-- 1 mcc users 677K Apr 12 06:21 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 2.2M Apr 12 06:21 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 1.5M Apr 12 05:48 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 8.6M Apr 12 05:48 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 48K Apr 22 14:27 UpperBounds.txt
-rw-r--r-- 1 mcc users 91K Apr 22 14:27 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 4.3M May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-PT-1000-ReachabilityCardinality-2024-00
FORMULA_NAME AirplaneLD-PT-1000-ReachabilityCardinality-2024-01
FORMULA_NAME AirplaneLD-PT-1000-ReachabilityCardinality-2024-02
FORMULA_NAME AirplaneLD-PT-1000-ReachabilityCardinality-2024-03
FORMULA_NAME AirplaneLD-PT-1000-ReachabilityCardinality-2024-04
FORMULA_NAME AirplaneLD-PT-1000-ReachabilityCardinality-2024-05
FORMULA_NAME AirplaneLD-PT-1000-ReachabilityCardinality-2024-06
FORMULA_NAME AirplaneLD-PT-1000-ReachabilityCardinality-2024-07
FORMULA_NAME AirplaneLD-PT-1000-ReachabilityCardinality-2024-08
FORMULA_NAME AirplaneLD-PT-1000-ReachabilityCardinality-2024-09
FORMULA_NAME AirplaneLD-PT-1000-ReachabilityCardinality-2024-10
FORMULA_NAME AirplaneLD-PT-1000-ReachabilityCardinality-2024-11
FORMULA_NAME AirplaneLD-PT-1000-ReachabilityCardinality-2024-12
FORMULA_NAME AirplaneLD-PT-1000-ReachabilityCardinality-2024-13
FORMULA_NAME AirplaneLD-PT-1000-ReachabilityCardinality-2024-14
FORMULA_NAME AirplaneLD-PT-1000-ReachabilityCardinality-2024-15

=== Now, execution of the tool begins

BK_START 1717251282501

Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=AirplaneLD-PT-1000
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-06-01 14:14:44] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2024-06-01 14:14:44] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-06-01 14:14:45] [INFO ] Load time of PNML (sax parser for PT used): 1129 ms
[2024-06-01 14:14:45] [INFO ] Transformed 7019 places.
[2024-06-01 14:14:45] [INFO ] Transformed 8008 transitions.
[2024-06-01 14:14:45] [INFO ] Found NUPN structural information;
[2024-06-01 14:14:45] [INFO ] Parsed PT model containing 7019 places and 8008 transitions and 30528 arcs in 1435 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 247 ms.
Working with output stream class java.io.PrintStream
Reduce places removed 3002 places and 0 transitions.
FORMULA AirplaneLD-PT-1000-ReachabilityCardinality-2024-00 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-1000-ReachabilityCardinality-2024-01 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-1000-ReachabilityCardinality-2024-02 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-1000-ReachabilityCardinality-2024-03 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-1000-ReachabilityCardinality-2024-04 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-1000-ReachabilityCardinality-2024-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-1000-ReachabilityCardinality-2024-07 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-1000-ReachabilityCardinality-2024-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-1000-ReachabilityCardinality-2024-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-1000-ReachabilityCardinality-2024-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-1000-ReachabilityCardinality-2024-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
RANDOM walk for 40000 steps (5037 resets) in 17196 ms. (2 steps per ms) remains 2/5 properties
FORMULA AirplaneLD-PT-1000-ReachabilityCardinality-2024-12 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA AirplaneLD-PT-1000-ReachabilityCardinality-2024-09 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA AirplaneLD-PT-1000-ReachabilityCardinality-2024-08 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
BEST_FIRST walk for 40004 steps (8 resets) in 1621 ms. (24 steps per ms) remains 2/2 properties
BEST_FIRST walk for 40004 steps (8 resets) in 147 ms. (270 steps per ms) remains 2/2 properties
// Phase 1: matrix 8008 rows 4017 cols
[2024-06-01 14:14:54] [INFO ] Computed 3 invariants in 2261 ms
Problem AirplaneLD-PT-1000-ReachabilityCardinality-2024-06 is UNSAT
FORMULA AirplaneLD-PT-1000-ReachabilityCardinality-2024-06 TRUE TECHNIQUES SMT_REFINEMENT
All remaining problems are real, not stopping.
At refinement iteration 0 (INCLUDED_ONLY) 0/2002 variables, 2002/2002 constraints. Problems are: Problem set: 1 solved, 1 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/2002 variables, 0/2002 constraints. Problems are: Problem set: 1 solved, 1 unsolved
At refinement iteration 2 (OVERLAPS) 5/2007 variables, 1/2003 constraints. Problems are: Problem set: 1 solved, 1 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/2007 variables, 5/2008 constraints. Problems are: Problem set: 1 solved, 1 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/2007 variables, 0/2008 constraints. Problems are: Problem set: 1 solved, 1 unsolved
At refinement iteration 5 (OVERLAPS) 1/2008 variables, 1/2009 constraints. Problems are: Problem set: 1 solved, 1 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/2008 variables, 1/2010 constraints. Problems are: Problem set: 1 solved, 1 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/2008 variables, 0/2010 constraints. Problems are: Problem set: 1 solved, 1 unsolved
At refinement iteration 8 (OVERLAPS) 3/2011 variables, 1/2011 constraints. Problems are: Problem set: 1 solved, 1 unsolved
At refinement iteration 9 (INCLUDED_ONLY) 0/2011 variables, 3/2014 constraints. Problems are: Problem set: 1 solved, 1 unsolved
At refinement iteration 10 (INCLUDED_ONLY) 0/2011 variables, 0/2014 constraints. Problems are: Problem set: 1 solved, 1 unsolved
At refinement iteration 11 (OVERLAPS) 6006/8017 variables, 2011/4025 constraints. Problems are: Problem set: 1 solved, 1 unsolved
At refinement iteration 12 (INCLUDED_ONLY) 0/8017 variables, 0/4025 constraints. Problems are: Problem set: 1 solved, 1 unsolved
SMT process timed out in 8084ms, After SMT, problems are : Problem set: 1 solved, 1 unsolved
Skipping Parikh replay, no witness traces provided.
Support contains 3 out of 4017 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 4017/4017 places, 8008/8008 transitions.
Graph (complete) has 10523 edges and 4017 vertex of which 1517 are kept as prefixes of interest. Removing 2500 places using SCC suffix rule.23 ms
Discarding 2500 places :
Also discarding 0 output transitions
Drop transitions (Empty/Sink Transition effects.) removed 4994 transitions
Reduce isomorphic transitions removed 4994 transitions.
Iterating post reduction 0 with 4994 rules applied. Total rules applied 4995 place count 1517 transition count 3014
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 1 with 4 Pre rules applied. Total rules applied 4995 place count 1517 transition count 3010
Deduced a syphon composed of 4 places in 2 ms
Ensure Unique test removed 2 places
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 1 with 10 rules applied. Total rules applied 5005 place count 1511 transition count 3010
Discarding 1500 places :
Symmetric choice reduction at 1 with 1500 rule applications. Total rules 6505 place count 11 transition count 1510
Iterating global reduction 1 with 1500 rules applied. Total rules applied 8005 place count 11 transition count 1510
Ensure Unique test removed 1500 transitions
Reduce isomorphic transitions removed 1500 transitions.
Iterating post reduction 1 with 1500 rules applied. Total rules applied 9505 place count 11 transition count 10
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 9505 place count 11 transition count 8
Deduced a syphon composed of 2 places in 0 ms
Ensure Unique test removed 1 places
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 5 rules applied. Total rules applied 9510 place count 8 transition count 8
Free-agglomeration rule applied 1 times.
Iterating global reduction 2 with 1 rules applied. Total rules applied 9511 place count 8 transition count 7
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 9512 place count 7 transition count 7
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 3 with 1 rules applied. Total rules applied 9513 place count 7 transition count 6
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 9514 place count 6 transition count 6
Applied a total of 9514 rules in 373 ms. Remains 6 /4017 variables (removed 4011) and now considering 6/8008 (removed 8002) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 392 ms. Remains : 6/4017 places, 6/8008 transitions.
RANDOM walk for 40000 steps (10279 resets) in 210 ms. (189 steps per ms) remains 1/1 properties
BEST_FIRST walk for 40002 steps (4284 resets) in 117 ms. (339 steps per ms) remains 1/1 properties
Probably explored full state space saw : 9 states, properties seen :0
Probabilistic random walk after 22 steps, saw 9 distinct states, run finished after 10 ms. (steps per millisecond=2 ) properties seen :0
Explored full state space saw : 9 states, properties seen :0
Exhaustive walk after 22 steps, saw 9 distinct states, run finished after 2 ms. (steps per millisecond=11 ) properties seen :0
FORMULA AirplaneLD-PT-1000-ReachabilityCardinality-2024-10 TRUE TECHNIQUES TOPOLOGICAL EXHAUSTIVE_WALK
All properties solved without resorting to model-checking.
Total runtime 16830 ms.
ITS solved all properties within timeout

BK_STOP 1717251301156

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-PT-1000"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is AirplaneLD-PT-1000, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r464-smll-171620118200294"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-PT-1000.tgz
mv AirplaneLD-PT-1000 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;