Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r464-smll-171620118200282.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool ltsminxred
Input is AirplaneLD-PT-0500, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r464-smll-171620118200282
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 12M
-rw-r--r-- 1 mcc users 100K Apr 12 03:56 CTLCardinality.txt
-rw-r--r-- 1 mcc users 389K Apr 12 03:56 CTLCardinality.xml
-rw-r--r-- 1 mcc users 208K Apr 12 03:45 CTLFireability.txt
-rw-r--r-- 1 mcc users 1.2M Apr 12 03:45 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 220K Apr 22 14:27 LTLCardinality.txt
-rw-r--r-- 1 mcc users 569K Apr 22 14:27 LTLCardinality.xml
-rw-r--r-- 1 mcc users 112K Apr 22 14:27 LTLFireability.txt
-rw-r--r-- 1 mcc users 470K Apr 22 14:27 LTLFireability.xml
-rw-r--r-- 1 mcc users 630K Apr 12 04:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 2.1M Apr 12 04:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 512K Apr 12 04:37 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 3.0M Apr 12 04:37 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 25K Apr 22 14:27 UpperBounds.txt
-rw-r--r-- 1 mcc users 47K Apr 22 14:27 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 2.2M May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-PT-0500-CTLFireability-2024-00
FORMULA_NAME AirplaneLD-PT-0500-CTLFireability-2024-01
FORMULA_NAME AirplaneLD-PT-0500-CTLFireability-2024-02
FORMULA_NAME AirplaneLD-PT-0500-CTLFireability-2024-03
FORMULA_NAME AirplaneLD-PT-0500-CTLFireability-2024-04
FORMULA_NAME AirplaneLD-PT-0500-CTLFireability-2024-05
FORMULA_NAME AirplaneLD-PT-0500-CTLFireability-2024-06
FORMULA_NAME AirplaneLD-PT-0500-CTLFireability-2024-07
FORMULA_NAME AirplaneLD-PT-0500-CTLFireability-2024-08
FORMULA_NAME AirplaneLD-PT-0500-CTLFireability-2024-09
FORMULA_NAME AirplaneLD-PT-0500-CTLFireability-2024-10
FORMULA_NAME AirplaneLD-PT-0500-CTLFireability-2024-11
FORMULA_NAME AirplaneLD-PT-0500-CTLFireability-2024-12
FORMULA_NAME AirplaneLD-PT-0500-CTLFireability-2024-13
FORMULA_NAME AirplaneLD-PT-0500-CTLFireability-2024-14
FORMULA_NAME AirplaneLD-PT-0500-CTLFireability-2024-15

=== Now, execution of the tool begins

BK_START 1717250216860

Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=AirplaneLD-PT-0500
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202405141337
[2024-06-01 13:56:59] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-06-01 13:56:59] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-06-01 13:57:00] [INFO ] Load time of PNML (sax parser for PT used): 868 ms
[2024-06-01 13:57:00] [INFO ] Transformed 3519 places.
[2024-06-01 13:57:00] [INFO ] Transformed 4008 transitions.
[2024-06-01 13:57:00] [INFO ] Found NUPN structural information;
[2024-06-01 13:57:00] [INFO ] Parsed PT model containing 3519 places and 4008 transitions and 15278 arcs in 1220 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 104 ms.
Reduce places removed 1502 places and 0 transitions.
Support contains 2014 out of 2017 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 2017/2017 places, 4008/4008 transitions.
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 2014 transition count 4008
Applied a total of 3 rules in 68 ms. Remains 2014 /2017 variables (removed 3) and now considering 4008/4008 (removed 0) transitions.
// Phase 1: matrix 4008 rows 2014 cols
[2024-06-01 13:57:01] [INFO ] Computed 1 invariants in 618 ms
[2024-06-01 13:57:02] [INFO ] Implicit Places using invariants in 1866 ms returned []
[2024-06-01 13:57:02] [INFO ] Invariant cache hit.
[2024-06-01 13:57:05] [INFO ] Implicit Places using invariants and state equation in 2705 ms returned []
Implicit Place search using SMT with State Equation took 4622 ms to find 0 implicit places.
Running 2004 sub problems to find dead transitions.
[2024-06-01 13:57:05] [INFO ] Invariant cache hit.
Error getting values : (error "ParserException while parsing response: ((s0 1.0)
(s1 1.0)
(s2 1.0)
(s3 1.0)
(s4 1.0)
(s5 1.0)
(s6 1.0)
(s7 1.0)
(s8 1.0)
(s9 1.0)
(s10 1.0)
(s11 1.0)
(s12 1.0)
(s13 1.0)
(s14 1.0)
(s15 1.0)
(s16 1.0)
(s17 1.0)
(s18 1.0)
(s19 1.0)
(s20 1.0)
(s21 1.0)
(s22 1.0)
(s23 1.0)
(s24 1.0)
(s25 1.0)
(s26 1.0)
(s27 1.0)
(s28 1.0)
(s29 1.0)
(s30 1.0)
(s31 1.0)
(s32 1.0)
(s33 1.0)
(s34 1.0)
(s35 1.0)
(s36 1.0)
(s37 1.0)
(s38 1.0)
(s39 1.0)
(s40 1.0)
(s41 1.0)
(s42 1.0)
(s43 1.0)
(s44 1.0)
(s45 1.0)
(s46 1.0)
(s47 1.0)
(s48 1.0)
(s49 1.0)
(s50 1.0)
(s51 1.0)
(s52 1.0)
(s53 1.0)
(s54 1.0)
(s55 1.0)
(s56 1.0)
(s57 1.0)
(s58 1.0)
(s59 1.0)
(s60 1.0)
(s61 1.0)
(s62 1.0)
(s63 1.0)
(s64 1.0)
(s65 1.0)
(s66 1.0)
(s67 1.0)
(s68 1.0)
(s69 1.0)
(s70 1.0)
(s71 1.0)
(s72 1.0)
(s73 1.0)
(s74 1.0)
(s75 1.0)
(s76 1.0)
(s77 1.0)
(s78 1.0)
(s79 1.0)
(s80 1.0)
(s81 1.0)
(s82 1.0)
(s83 1.0)
(s84 1.0)
(s85 1.0)
(s86 1.0)
(s87 1.0)
(s88 1.0)
(s89 1.0)
(s90 1.0)
(s91 1.0)
(s92 1.0)
(s93 1.0)
(s94 1.0)
(s95 1.0)
(s96 1.0)
(s97 1.0)
(s98 1.0)
(s99 1.0)
(s100 1.0)
(s101 1.0)
(s102 1.0)
(s103 1.0)
(s104 1.0)
(s105 1.0)
(s106 1.0)
(s107 1.0)
(s108 1.0)
(s109 1.0)
(s110 1.0)
(s111 1.0)
(s112 1.0)
(s113 1.0)
(s114 1.0)
(s115 1.0)
(s116 1.0)
(s117 1.0)
(s118 1.0)
(s119 1.0)
(s120 1.0)
(s121 1.0)
(s122 1.0)
(s123 1.0)
(s124 1.0)
(s125 1.0)
(s126 1.0)
(s127 1.0)
(s128 1.0)
(s129 1.0)
(s130 1.0)
(s131 1.0)
(s132 1.0)
(s133 1.0)
(s134 1.0)
(s135 1.0)
(s136 1.0)
(s137 1.0)
(s138 1.0)
(s139 1.0)
(s140 1.0)
(s141 1.0)
(s142 1.0)
(s143 1.0)
(s144 1.0)
(s145 1.0)
(s146 1.0)
(s147 1.0)
(s148 1.0)
(s149 1.0)
(s150 1.0)
(s151 1.0)
(s152 1.0)
(s153 1.0)
(s154 1.0)
(s155 1.0)
(s156 1.0)
(s157 1.0)
(s158 1.0)
(s159 1.0)
(s160 1.0)
(s161 1.0)
(s162 1.0)
(s163 1.0)
(s164 1.0)
(s165 1.0)
(s166 1.0)
(s167 1.0)
(s168 1.0)
(s169 1.0)
(s170 1.0)
(s171 1.0)
(s172 1.0)
(s173 1.0)
(s174 1.0)
(s175 1.0)
(s176 1.0)
(s177 1.0)
(s178 1.0)
(s179 1.0)
(s180 1.0)
(s181 1.0)
(s182 1.0)
(s183 1.0)
(s184 1.0)
(s185 1.0)
(s186 1.0)
(s187 1.0)
(s188 1.0)
(s189 1.0)
(s190 1.0)
(s191 1.0)
(s192 1.0)
(s193 1.0)
(s194 1.0)
(s195 1.0)
(s196 1.0)
(s197 1.0)
(s198 1.0)
(s199 1.0)
(s200 1.0)
(s201 1.0)
(s202 1.0)
(s203 1.0)
(s204 1.0)
(s205 1.0)
(s206 1.0)
(s207 1.0)
(s208 1.0)
(s209 1.0)
(s210 1.0)
(s211 1.0)
(s212 1.0)
(s213 1.0)
(s214 1.0)
(s215 1.0)
(s216 1.0)
(s217 1.0)
(s218 1.0)
(s219 1.0)
(s220 1.0)
(s221 1.0)
(s222 1.0)
(s223 1.0)
(s224 1.0)
(s225 1.0)
(s226 1.0)
(s227 1.0)
(s228 1.0)
(s229 1.0)
(s230 1.0)
(s231 1.0)
(s232 1.0)
(s233 1.0)
(s234 1.0)
(s235 1.0)
(s236 1.0)
(s237 1.0)
(s238 1.0)
(s239 1.0)
(s240 1.0)
(s241 1.0)
(s242 1.0)
(s243 1.0)
(s244 1.0)
(s245 1.0)
(s246 1.0)
(s247 1.0)
(s248 1.0)
(s249 1.0)
(s250 1.0)
(s251 1.0)
(s252 1.0)
(s253 1.0)
(s254 1.0)
(s255 1.0)
(s256 1.0)
(s257 1.0)
(s258 1.0)
(s259 1.0)
(s260 1.0)
(s261 1.0)
(s262 1.0)
(s263 1.0)
(s264 1.0)
(s265 1.0)
(s266 1.0)
(s267 1.0)
(s268 1.0)
(s269 1.0)
(s270 1.0)
(s271 1.0)
(s272 1.0)
(s273 1.0)
(s274 1.0)
(s275 1.0)
(s276 1.0)
(s277 1.0)
(s278 1.0)
(s279 1.0)
(s280 1.0)
(s281 1.0)
(s282 1.0)
(s283 1.0)
(s284 1.0)
(s285 1.0)
(s286 1.0)
(s287 1.0)
(s288 1.0)
(s289 1.0)
(s290 1.0)
(s291 1.0)
(s292 1.0)
(s293 1.0)
(s294 1.0)
(s295 1.0)
(s296 1.0)
(s297 1.0)
(s298 1.0)
(s299 1.0)
(s300 1.0)
(s301 1.0)
(s302 1.0)
(s303 1.0)
(s304 1.0)
(s305 1.0)
(s306 1.0)
(s307 1.0)
(s308 1.0)
(s309 1.0)
(s310 1.0)
(s311 1.0)
(s312 1.0)
(s313 1.0)
(s314 1.0)
(s315 1.0)
(s316 1.0)
(s317 1.0)
(s318 1.0)
(s319 1.0)
(s320 1.0)
(s321 1.0)
(s322 1.0)
(s323 1.0)
(s324 1.0)
(s325 1.0)
(s326 1.0)
(s327 1.0)
(s328 1.0)
(s329 1.0)
(s330 1.0)
(s331 1.0)
(s332 1.0)
(s333 1.0)
(s334 1.0)
(s335 1.0)
(s336 1.0)
(s337 1.0)
(s338 1.0)
(s339 1.0)
(s340 1.0)
(s341 1.0)
(s342 1.0)
(s343 1.0)
(s344 1.0)
(s345 1.0)
(s346 1.0)
(s347 1.0)
(s348 1.0)
(s349 1.0)
(s350 1.0)
(s351 1.0)
(s352 1.0)
(s353 1.0)
(s354 1.0)
(s355 1.0)
(s356 1.0)
(s357 1.0)
(s358 1.0)
(s359 1.0)
(s360 1.0)
(s361 1.0)
(s362 1.0)
(s363 1.0)
(s364 1.0)
(s365 1.0)
(s366 1.0)
(s367 1.0)
(s368 1.0)
(s369 1.0)
(s370 1.0)
(s371 1.0)
(s372 1.0)
(s373 1.0)
(s374 1.0)
(s375 1.0)
(s376 1.0)
(s377 1.0)
(s378 1.0)
(s379 1.0)
(s380 1.0)
(s381 1.0)
(s382 1.0)
(s383 1.0)
(s384 1.0)
(s385 1.0)
(s386 1.0)
(s387 1.0)
(s388 1.0)
(s389 1.0)
(s390 1.0)
(s391 1.0)
(s392 1.0)
(s393 1.0)
(s394 1.0)
(s395 1.0)
(s396 1.0)
(s397 1.0)
(s398 1.0)
(s399 1.0)
(s400 1.0)
(s401 1.0)
(s402 1.0)
(s403 1.0)
(s404 1.0)
(s405 1.0)
(s406 1.0)
(s407 1.0)
(s408 1.0)
(s409 1.0)
(s410 1.0)
(s411 1.0)
(s412 1.0)
(s413 1.0)
(s414 1.0)
(s415 1.0)
(s416 1.0)
(s417 1.0)
(s418 1.0)
(s419 1.0)
(s420 1.0)
(s421 1.0)
(s422 1.0)
(s423 1.0)
(s424 1.0)
(s425 1.0)
(s426 1.0)
(s427 1.0)
(s428 1.0)
(s429 1.0)
(s430 1.0)
(s431 1.0)
(s432 1.0)
(s433 1.0)
(s434 1.0)
(s435 1.0)
(s436 1.0)
(s437 1.0)
(s438 1.0)
(s439 1.0)
(s440 1.0)
(s441 1.0)
(s442 1.0)
(s443 1.0)
(s444 1.0)
(s445 1.0)
(s446 1.0)
(s447 1.0)
(s448 1.0)
(s449 1.0)
(s450 1.0)
(s451 1.0)
(s452 1.0)
(s453 1.0)
(s454 1.0)
(s455 1.0)
(s456 1.0)
(s457 1.0)
(s458 1.0)
(s459 1.0)
(s460 1.0)
(s461 1.0)
(s462 1.0)
(s463 1.0)
(s464 1.0)
(s465 1.0)
(s466 1.0)
(s467 1.0)
(s468 1.0)
(s469 1.0)
(s470 1.0)
(s471 1.0)
(s472 1.0)
(s473 1.0)
(s474 1.0)
(s475 1.0)
(s476 1.0)
(s477 1.0)
(s478 1.0)
(s479 1.0)
(s480 1.0)
(s481 1.0)
(s482 1.0)
(s483 1.0)
(s484 1.0)
(s485 1.0)
(s486 1.0)
(s487 1.0)
(s488 1.0)
(s489 1.0)
(s490 1.0)
(s491 1.0)
(s492 1.0)
(s493 1.0)
(s494 1.0)
(s495 1.0)
(s496 1.0)
(s497 1.0)
(s498 1.0)
(s499 1.0)
(s500 1.0)
(s501 1.0)
(s502 1.0)
(s503 1.0)
(s504 1.0)
(s505 1.0)
(s506 1.0)
(s507 1.0)
(s508 1.0)
(s509 1.0)
(s510 1.0)
(s511 1.0)
(s512 1.0)
(s513 1.0)
(s514 1.0)
(s515 1.0)
(s516 1.0)
(s517 1.0)
(s518 1.0)
(s519 1.0)
(s520 1.0)
(s521 1.0)
(s522 1.0)
(s523 1.0)
(s524 1.0)
(s525 1.0)
(s526 1.0)
(s527 1.0)
(s528 1.0)
(s529 1.0)
(s530 1.0)
(s531 1.0)
(s532 1.0)
(s533 1.0)
(s534 1.0)
(s535 1.0)
(s536 1.0)
(s537 1.0)
(s538 1.0)
(s539 1.0)
(s540 1.0)
(s541 1.0)
(s542 1.0)
(s543 1.0)
(s544 1.0)
(s545 1.0)
(s546 1.0)
(s547 1.0)
(s548 1.0)
(s549 1.0)
(s550 1.0)
(s551 1.0)
(s552 1.0)
(s553 1.0)
(s554 1.0)
(s555 1.0)
(s556 1.0)
(s557 1.0)
(s558 1.0)
(s559 1.0)
(s560 1.0)
(s561 1.0)
(s562 1.0)
(s563 1.0)
(s564 1.0)
(s565 1.0)
(s566 1.0)
(s567 1.0)
(s568 1.0)
(s569 1.0)
(s570 1.0)
(s571 1.0)
(s572 1.0)
(s573 1.0)
(s574 1.0)
(s575 1.0)
(s576 1.0)
(s577 1.0)
(s578 1.0)
(s579 1.0)
(s580 1.0)
(s581 1.0)
(s582 1.0)
(s583 1.0)
(s584 1.0)
(s585 1.0)
(s586 1.0)
(s587 1.0)
(s588 1.0)
(s589 1.0)
(s590 1.0)
(s591 1.0)
(s592 1.0)
(s593 1.0)
(s594 1.0)
(s595 1.0)
(s596 1.0)
(s597 1.0)
(s598 1.0)
(s599 1.0)
(s600 1.0)
(s601 1.0)
(s602 1.0)
(s603 1.0)
(s604 1.0)
(s605 1.0)
(s606 1.0)
(s607 1.0)
(s608 1.0)
(s609 1.0)
(s610 1.0)
(s611 1.0)
(s612 1.0)
(s613 1.0)
(s614 1.0)
(s615 1.0)
(s616 1.0)
(s617 1.0)
(s618 1.0)
(s619 1.0)
(s620 1.0)
(s621 1.0)
(s622 1.0)
(s623 1.0)
(s624 1.0)
(s625 1.0)
(s626 1.0)
(s627 1.0)
(s628 1.0)
(s629 1.0)
(s630 1.0)
(s631 1.0)
(s632 1.0)
(s633 1.0)
(s634 1.0)
(s635 1.0)
(s636 1.0)
(s637 1.0)
(s638 1.0)
(s639 1.0)
(s640 1.0)
(s641 1.0)
(s642 1.0)
(s643 1.0)
(s644 1.0)
(s645 1.0)
(s646 1.0)
(s647 1.0)
(s648 1.0)
(s649 1.0)
(s650 1.0)
(s651 1.0)
(s652 1.0)
(s653 1.0)
(s654 1.0)
(s655 1.0)
(s656 1.0)
(s657 1.0)
(s658 1.0)
(s659 1.0)
(s660 1.0)
(s661 1.0)
(s662 1.0)
(s663 1.0)
(s664 1.0)
(s665 1.0)
(s666 1.0)
(s667 1.0)
(s668 1.0)
(s669 1.0)
(s670 1.0)
(s671 1.0)
(s672 1.0)
(s673 1.0)
(s674 1.0)
(s675 1.0)
(s676 1.0)
(s677 1.0)
(s678 1.0)
(s679 1.0)
(s680 1.0)
(s681 1.0)
(s682 1.0)
(s683 1.0)
(s684 1.0)
(s685 1.0)
(s686 1.0)
(s687 1.0)
(s688 1.0)
(s689 1.0)
(s690 1.0)
(s691 1.0)
(s692 1.0)
(s693 1.0)
(s694 1.0)
(s695 1.0)
(s696 1.0)
(s697 1.0)
(s698 1.0)
(s699 1.0)
(s700 1.0)
(s701 1.0)
(s702 1.0)
(s703 1.0)
(s704 1.0)
(s705 1.0)
(s706 1.0)
(s707 1.0)
(s708 1.0)
(s709 1.0)
(s710 1.0)
(s711 1.0)
(s712 1.0)
(s713 1.0)
(s714 1.0)
(s715 1.0)
(s716 1.0)
(s717 1.0)
(s718 1.0)
(s719 1.0)
(s720 1.0)
(s721 1.0)
(s722 1.0)
(s723 1.0)
(s724 1.0)
(s725 1.0)
(s726 1.0)
(s727 1.0)
(s728 1.0)
(s729 1.0)
(s730 1.0)
(s731 1.0)
(s732 1.0)
(s733 1.0)
(s734 1.0)
(s735 1.0)
(s736 1.0)
(s737 1.0)
(s738 1.0)
(s739 1.0)
(s740 1.0)
(s741 1.0)
(s742 1.0)
(s743 1.0)
(s744 1.0)
(s745 1.0)
(s746 1.0)
(s747 1.0)
(s748 1.0)
(s749 1.0)
(s750 1.0)
(s751 1.0)
(s752 1.0)
(s753 1.0)
(s754 1.0)
(s755 1.0)
(s756 1.0)
(s757 1.0)
(s758 1.0)
(s759 1.0)
(s760 1.0)
(s761 1.0)
(s762 1.0)
(s763 1.0)
(s764 1.0)
(s765 1.0)
(s766 1.0)
(s767 1.0)
(s768 1.0)
(s769 1.0)
(s770 1.0)
(s771 1.0)
(s772 1.0)
(s773 1.0)
(s774 1.0)
(s775 1.0)
(s776 1.0)
(s777 1.0)
(s778 1.0)
(s779 1.0)
(s780 1.0)
(s781 1.0)
(s782 1.0)
(s783 1.0)
(s784 1.0)
(s785 1.0)
(s786 1.0)
(s787 1.0)
(s788 1.0)
(s789 1.0)
(s790 1.0)
(s791 1.0)
(s792 1.0)
(s793 1.0)
(s794 1.0)
(s795 1.0)
(s796 1.0)
(s797 1.0)
(s798 1.0)
(s799 1.0)
(s800 1.0)
(s801 1.0)
(s802 1.0)
(s803 1.0)
(s804 1.0)
(s805 1.0)
(s806 1.0)
(s807 1.0)
(s808 1.0)
(s809 1.0)
(s810 1.0)
(s811 1.0)
(s812 1.0)
(s813 1.0)
(s814 1.0)
(s815 1.0)
(s816 1.0)
(s817 1.0)
(s818 1.0)
(s819 1.0)
(s820 1.0)
(s821 1.0)
(s822 1.0)
(s823 1.0)
(s824 1.0)
(s825 1.0)
(s826 1.0)
(s827 1.0)
(s828 1.0)
(s829 1.0)
(s830 1.0)
(s831 1.0)
(s832 1.0)
(s833 1.0)
(s834 1.0)
(s835 1.0)
(s836 1.0)
(s837 1.0)
(s838 1.0)
(s839 1.0)
(s840 1.0)
(s841 1.0)
(s842 1.0)
(s843 1.0)
(s844 1.0)
(s845 1.0)
(s846 1.0)
(s847 1.0)
(s848 1.0)
(s849 1.0)
(s850 1.0)
(s851 1.0)
(s852 timeout
org.smtlib.IParser$ParserException: Unbalanced parentheses at end of input")
At refinement iteration 0 (INCLUDED_ONLY) 0/2009 variables, 2009/2009 constraints. Problems are: Problem set: 0 solved, 2004 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Real declared 2009/6022 variables, and 2009 constraints, problems are : Problem set: 0 solved, 2004 unsolved in 30180 ms.
Refiners :[Domain max(s): 2009/2014 constraints, Generalized P Invariants (flows): 0/1 constraints, State Equation: 0/2014 constraints, PredecessorRefiner: 2004/504 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 2004 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/2009 variables, 2009/2009 constraints. Problems are: Problem set: 0 solved, 2004 unsolved
Error getting values : (error "ParserException while parsing response: ((s0 1)
(s1 1)
(s2 1)
(s3 1)
(s4 1)
(s5 1)
(s6 1)
(s7 1)
(s8 1)
(s9 1)
(s10 1)
(s11 1)
(s12 1)
(s13 1)
(s14 1)
(s15 1)
(s16 1)
(s17 1)
(s18 1)
(s19 1)
(s20 1)
(s21 1)
(s22 1)
(s23 1)
(s24 1)
(s25 1)
(s26 1)
(s27 1)
(s28 1)
(s29 1)
(s30 1)
(s31 1)
(s32 1)
(s33 1)
(s34 1)
(s35 1)
(s36 1)
(s37 1)
(s38 1)
(s39 1)
(s40 1)
(s41 1)
(s42 1)
(s43 1)
(s44 1)
(s45 1)
(s46 1)
(s47 1)
(s48 1)
(s49 1)
(s50 1)
(s51 1)
(s52 1)
(s53 1)
(s54 1)
(s55 1)
(s56 1)
(s57 1)
(s58 1)
(s59 1)
(s60 1)
(s61 1)
(s62 1)
(s63 1)
(s64 1)
(s65 1)
(s66 1)
(s67 1)
(s68 1)
(s69 1)
(s70 1)
(s71 1)
(s72 1)
(s73 1)
(s74 1)
(s75 1)
(s76 1)
(s77 1)
(s78 1)
(s79 1)
(s80 1)
(s81 1)
(s82 1)
(s83 1)
(s84 1)
(s85 1)
(s86 1)
(s87 1)
(s88 1)
(s89 1)
(s90 1)
(s91 1)
(s92 1)
(s93 1)
(s94 1)
(s95 1)
(s96 1)
(s97 1)
(s98 1)
(s99 1)
(s100 1)
(s101 1)
(s102 1)
(s103 1)
(s104 1)
(s105 1)
(s106 1)
(s107 1)
(s108 1)
(s109 1)
(s110 1)
(s111 1)
(s112 1)
(s113 1)
(s114 1)
(s115 1)
(s116 1)
(s117 1)
(s118 1)
(s119 1)
(s120 1)
(s121 1)
(s122 1)
(s123 1)
(s124 1)
(s125 1)
(s126 1)
(s127 1)
(s128 1)
(s129 1)
(s130 1)
(s131 1)
(s132 1)
(s133 1)
(s134 1)
(s135 1)
(s136 1)
(s137 1)
(s138 1)
(s139 1)
(s140 1)
(s141 1)
(s142 1)
(s143 1)
(s144 1)
(s145 1)
(s146 1)
(s147 1)
(s148 1)
(s149 1)
(s150 1)
(s151 1)
(s152 1)
(s153 1)
(s154 1)
(s155 1)
(s156 1)
(s157 1)
(s158 1)
(s159 1)
(s160 1)
(s161 1)
(s162 1)
(s163 1)
(s164 1)
(s165 1)
(s166 1)
(s167 1)
(s168 1)
(s169 1)
(s170 1)
(s171 1)
(s172 1)
(s173 1)
(s174 1)
(s175 1)
(s176 1)
(s177 1)
(s178 1)
(s179 1)
(s180 1)
(s181 1)
(s182 1)
(s183 1)
(s184 1)
(s185 1)
(s186 1)
(s187 1)
(s188 1)
(s189 1)
(s190 1)
(s191 1)
(s192 1)
(s193 1)
(s194 1)
(s195 1)
(s196 1)
(s197 1)
(s198 1)
(s199 1)
(s200 1)
(s201 1)
(s202 1)
(s203 1)
(s204 1)
(s205 1)
(s206 1)
(s207 1)
(s208 1)
(s209 1)
(s210 1)
(s211 1)
(s212 1)
(s213 1)
(s214 1)
(s215 1)
(s216 1)
(s217 1)
(s218 1)
(s219 1)
(s220 1)
(s221 1)
(s222 1)
(s223 1)
(s224 1)
(s225 1)
(s226 1)
(s227 1)
(s228 1)
(s229 1)
(s230 1)
(s231 1)
(s232 1)
(s233 1)
(s234 1)
(s235 1)
(s236 1)
(s237 1)
(s238 1)
(s239 1)
(s240 1)
(s241 1)
(s242 1)
(s243 1)
(s244 1)
(s245 1)
(s246 1)
(s247 1)
(s248 1)
(s249 1)
(s250 1)
(s251 1)
(s252 1)
(s253 1)
(s254 1)
(s255 1)
(s256 1)
(s257 1)
(s258 1)
(s259 1)
(s260 1)
(s261 1)
(s262 1)
(s263 1)
(s264 1)
(s265 1)
(s266 1)
(s267 1)
(s268 1)
(s269 1)
(s270 1)
(s271 1)
(s272 1)
(s273 1)
(s274 1)
(s275 1)
(s276 1)
(s277 1)
(s278 1)
(s279 1)
(s280 1)
(s281 1)
(s282 1)
(s283 1)
(s284 1)
(s285 1)
(s286 1)
(s287 1)
(s288 1)
(s289 1)
(s290 1)
(s291 1)
(s292 1)
(s293 1)
(s294 1)
(s295 1)
(s296 1)
(s297 1)
(s298 1)
(s299 1)
(s300 1)
(s301 1)
(s302 1)
(s303 1)
(s304 1)
(s305 1)
(s306 1)
(s307 1)
(s308 1)
(s309 1)
(s310 1)
(s311 1)
(s312 1)
(s313 1)
(s314 1)
(s315 1)
(s316 1)
(s317 1)
(s318 1)
(s319 1)
(s320 1)
(s321 1)
(s322 1)
(s323 1)
(s324 1)
(s325 1)
(s326 1)
(s327 1)
(s328 1)
(s329 1)
(s330 1)
(s331 1)
(s332 1)
(s333 1)
(s334 1)
(s335 1)
(s336 1)
(s337 1)
(s338 1)
(s339 1)
(s340 1)
(s341 1)
(s342 1)
(s343 1)
(s344 1)
(s345 1)
(s346 1)
(s347 1)
(s348 1)
(s349 1)
(s350 1)
(s351 1)
(s352 1)
(s353 1)
(s354 1)
(s355 1)
(s356 1)
(s357 1)
(s358 1)
(s359 1)
(s360 1)
(s361 1)
(s362 1)
(s363 1)
(s364 1)
(s365 1)
(s366 1)
(s367 1)
(s368 1)
(s369 1)
(s370 1)
(s371 1)
(s372 1)
(s373 1)
(s374 1)
(s375 1)
(s376 1)
(s377 1)
(s378 1)
(s379 1)
(s380 1)
(s381 1)
(s382 1)
(s383 1)
(s384 1)
(s385 1)
(s386 1)
(s387 1)
(s388 1)
(s389 1)
(s390 1)
(s391 1)
(s392 1)
(s393 1)
(s394 1)
(s395 1)
(s396 1)
(s397 1)
(s398 1)
(s399 1)
(s400 1)
(s401 1)
(s402 1)
(s403 1)
(s404 1)
(s405 1)
(s406 1)
(s407 1)
(s408 1)
(s409 1)
(s410 1)
(s411 1)
(s412 1)
(s413 1)
(s414 1)
(s415 1)
(s416 1)
(s417 1)
(s418 1)
(s419 1)
(s420 1)
(s421 1)
(s422 1)
(s423 1)
(s424 1)
(s425 1)
(s426 1)
(s427 1)
(s428 1)
(s429 1)
(s430 1)
(s431 1)
(s432 1)
(s433 1)
(s434 1)
(s435 1)
(s436 1)
(s437 1)
(s438 1)
(s439 1)
(s440 1)
(s441 1)
(s442 1)
(s443 1)
(s444 1)
(s445 1)
(s446 1)
(s447 1)
(s448 1)
(s449 1)
(s450 1)
(s451 1)
(s452 1)
(s453 1)
(s454 1)
(s455 1)
(s456 1)
(s457 1)
(s458 1)
(s459 1)
(s460 1)
(s461 1)
(s462 1)
(s463 1)
(s464 1)
(s465 1)
(s466 1)
(s467 1)
(s468 1)
(s469 1)
(s470 1)
(s471 1)
(s472 1)
(s473 1)
(s474 1)
(s475 1)
(s476 1)
(s477 1)
(s478 1)
(s479 1)
(s480 1)
(s481 1)
(s482 1)
(s483 1)
(s484 1)
(s485 1)
(s486 1)
(s487 1)
(s488 1)
(s489 1)
(s490 1)
(s491 1)
(s492 1)
(s493 1)
(s494 1)
(s495 1)
(s496 1)
(s497 1)
(s498 1)
(s499 1)
(s500 1)
(s501 1)
(s502 1)
(s503 1)
(s504 1)
(s505 1)
(s506 1)
(s507 1)
(s508 1)
(s509 1)
(s510 1)
(s511 1)
(s512 1)
(s513 1)
(s514 1)
(s515 1)
(s516 1)
(s517 1)
(s518 1)
(s519 1)
(s520 1)
(s521 1)
(s522 1)
(s523 1)
(s524 1)
(s525 1)
(s526 1)
(s527 1)
(s528 1)
(s529 1)
(s530 1)
(s531 1)
(s532 1)
(s533 1)
(s534 1)
(s535 1)
(s536 1)
(s537 1)
(s538 1)
(s539 1)
(s540 1)
(s541 1)
(s542 1)
(s543 1)
(s544 1)
(s545 1)
(s546 1)
(s547 1)
(s548 1)
(s549 1)
(s550 1)
(s551 1)
(s552 1)
(s553 1)
(s554 1)
(s555 1)
(s556 1)
(s557 1)
(s558 1)
(s559 1)
(s560 1)
(s561 1)
(s562 1)
(s563 1)
(s564 1)
(s565 1)
(s566 1)
(s567 1)
(s568 1)
(s569 1)
(s570 1)
(s571 1)
(s572 1)
(s573 1)
(s574 1)
(s575 1)
(s576 1)
(s577 1)
(s578 1)
(s579 1)
(s580 1)
(s581 1)
(s582 1)
(s583 1)
(s584 1)
(s585 1)
(s586 1)
(s587 1)
(s588 1)
(s589 1)
(s590 1)
(s591 1)
(s592 1)
(s593 1)
(s594 1)
(s595 1)
(s596 1)
(s597 1)
(s598 1)
(s599 1)
(s600 1)
(s601 1)
(s602 1)
(s603 1)
(s604 1)
(s605 1)
(s606 1)
(s607 1)
(s608 1)
(s609 1)
(s610 1)
(s611 1)
(s612 1)
(s613 1)
(s614 1)
(s615 1)
(s616 1)
(s617 1)
(s618 1)
(s619 1)
(s620 1)
(s621 1)
(s622 1)
(s623 1)
(s624 1)
(s625 1)
(s626 1)
(s627 1)
(s628 1)
(s629 1)
(s630 1)
(s631 1)
(s632 1)
(s633 1)
(s634 1)
(s635 1)
(s636 1)
(s637 1)
(s638 1)
(s639 1)
(s640 1)
(s641 1)
(s642 1)
(s643 1)
(s644 1)
(s645 1)
(s646 1)
(s647 1)
(s648 1)
(s649 1)
(s650 1)
(s651 1)
(s652 1)
(s653 1)
(s654 1)
(s655 1)
(s656 1)
(s657 1)
(s658 1)
(s659 1)
(s660 1)
(s661 1)
(s662 1)
(s663 1)
(s664 1)
(s665 1)
(s666 1)
(s667 1)
(s668 1)
(s669 1)
(s670 1)
(s671 1)
(s672 1)
(s673 1)
(s674 1)
(s675 1)
(s676 1)
(s677 1)
(s678 1)
(s679 1)
(s680 1)
(s681 1)
(s682 1)
(s683 1)
(s684 1)
(s685 1)
(s686 1)
(s687 1)
(s688 1)
(s689 1)
(s690 1)
(s691 1)
(s692 1)
(s693 1)
(s694 1)
(s695 1)
(s696 1)
(s697 1)
(s698 1)
(s699 1)
(s700 1)
(s701 1)
(s702 1)
(s703 1)
(s704 1)
(s705 1)
(s706 1)
(s707 1)
(s708 1)
(s709 1)
(s710 1)
(s711 1)
(s712 1)
(s713 1)
(s714 1)
(s715 1)
(s716 1)
(s717 1)
(s718 1)
(s719 1)
(s720 1)
(s721 1)
(s722 1)
(s723 1)
(s724 1)
(s725 1)
(s726 1)
(s727 1)
(s728 1)
(s729 1)
(s730 1)
(s731 1)
(s732 1)
(s733 1)
(s734 1)
(s735 1)
(s736 1)
(s737 1)
(s738 1)
(s739 1)
(s740 1)
(s741 1)
(s742 1)
(s743 1)
(s744 1)
(s745 1)
(s746 1)
(s747 1)
(s748 1)
(s749 1)
(s750 1)
(s751 1)
(s752 1)
(s753 1)
(s754 1)
(s755 1)
(s756 1)
(s757 1)
(s758 1)
(s759 1)
(s760 1)
(s761 1)
(s762 1)
(s763 1)
(s764 1)
(s765 1)
(s766 1)
(s767 1)
(s768 1)
(s769 1)
(s770 1)
(s771 1)
(s772 1)
(s773 1)
(s774 1)
(s775 1)
(s776 1)
(s777 1)
(s778 1)
(s779 1)
(s780 1)
(s781 1)
(s782 1)
(s783 1)
(s784 1)
(s785 1)
(s786 1)
(s787 1)
(s788 1)
(s789 1)
(s790 1)
(s791 1)
(s792 1)
(s793 1)
(s794 1)
(s795 1)
(s796 1)
(s797 1)
(s798 1)
(s799 1)
(s800 1)
(s801 1)
(s802 1)
(s803 1)
(s804 1)
(s805 1)
(s806 1)
(s807 1)
(s808 1)
(s809 1)
(s810 1)
(s811 1)
(s812 1)
(s813 1)
(s814 1)
(s815 1)
(s816 1)
(s817 1)
(s818 1)
(s819 1)
(s820 1)
(s821 1)
(s822 1)
(s823 1)
(s824 1)
(s825 1)
(s826 1)
(s827 1)
(s828 1)
(s829 1)
(s830 1)
(s831 1)
(s832 1)
(s833 1)
(s834 1)
(s835 1)
(s836 1)
(s837 1)
(s838 1)
(s839 1)
(s840 1)
(s841 1)
(s842 1)
(s843 1)
(s844 1)
(s845 1)
(s846 1)
(s847 1)
(s848 1)
(s849 1)
(s850 1)
(s851 1)
(s852 1)
(s853 1)
(s854 1)
(s855 1)
(s856 1)
(s857 1)
(s858 1)
(s859 1)
(s860 1)
(s861 1)
(s862 1)
(s863 1)
(s864 1)
(s865 1)
(s866 1)
(s867 1)
(s868 1)
(s869 1)
(s870 1)
(s871 1)
(s872 1)
(s873 1)
(s874 1)
(s875 1)
(s876 1)
(s877 1)
(s878 1)
(s879 1)
(s880 1)
(s881 1)
(s882 1)
(s883 1)
(s884 1)
(s885 1)
(s886 1)
(s887 1)
(s888 1)
(s889 1)
(s890 1)
(s891 1)
(s892 1)
(s893 1)
(s894 1)
(s895 1)
(s896 1)
(s897 1)
(s898 1)
(s899 1)
(s900 1)
(s901 1)
(s902 1)
(s903 1)
(s904 1)
(s905 1)
(s906 1)
(s907 1)
(s908 1)
(s909 1)
(s910 1)
(s911 1)
(s912 1)
(s913 1)
(s914 1)
(s915 1)
(s916 1)
(s917 1)
(s918 1)
(s919 1)
(s920 1)
(s921 1)
(s922 1)
(s923 1)
(s924 1)
(s925 1)
(s926 1)
(s927 1)
(s928 1)
(s929 1)
(s930 1)
(s931 1)
(s932 1)
(s933 1)
(s934 1)
(s935 1)
(s936 1)
(s937 1)
(s938 1)
(s939 1)
(s940 1)
(s941 1)
(s942 1)
(s943 1)
(s944 1)
(s945 1)
(s946 1)
(s947 1)
(s948 1)
(s949 1)
(s950 1)
(s951 1)
(s952 1)
(s953 1)
(s954 1)
(s955 1)
(s956 1)
(s957 1)
(s958 1)
(s959 1)
(s960 1)
(s961 1)
(s962 1)
(s963 1)
(s964 1)
(s965 1)
(s966 1)
(s967 1)
(s968 1)
(s969 1)
(s970 1)
(s971 1)
(s972 1)
(s973 1)
(s974 1)
(s975 1)
(s976 1)
(s977 1)
(s978 1)
(s979 1)
(s980 1)
(s981 1)
(s982 1)
(s983 1)
(s984 1)
(s985 1)
(s986 1)
(s987 1)
(s988 1)
(s989 1)
(s990 1)
(s991 1)
(s992 1)
(s993 1)
(s994 1)
(s995 1)
(s996 1)
(s997 1)
(s998 1)
(s999 1)
(s1000 1)
(s1001 1)
(s1002 1)
(s1003 1)
(s1004 1)
(s1005 1)
(s1006 1)
(s1007 1)
(s1008 1)
(s1009 1)
(s1010 1)
(s1011 1)
(s1012 1)
(s1013 1)
(s1014 1)
(s1015 1)
(s1016 1)
(s1017 1)
(s1018 1)
(s1019 1)
(s1020 1)
(s1021 1)
(s1022 1)
(s1023 1)
(s1024 1)
(s1025 1)
(s1026 1)
(s1027 1)
(s1028 1)
(s1029 1)
(s1030 1)
(s1031 1)
(s1032 1)
(s1033 1)
(s1034 1)
(s1035 1)
(s1036 1)
(s1037 1)
(s1038 1)
(s1039 1)
(s1040 1)
(s1041 1)
(s1042 1)
(s1043 1)
(s1044 1)
(s1045 1)
(s1046 1)
(s1047 1)
(s1048 1)
(s1049 1)
(s1050 1)
(s1051 1)
(s1052 1)
(s1053 1)
(s1054 1)
(s1055 1)
(s1056 1)
(s1057 1)
(s1058 1)
(s1059 1)
(s1060 1)
(s1061 1)
(s1062 1)
(s1063 1)
(s1064 1)
(s1065 1)
(s1066 1)
(s1067 1)
(s1068 1)
(s1069 1)
(s1070 1)
(s1071 1)
(s1072 1)
(s1073 1)
(s1074 1)
(s1075 1)
(s1076 1)
(s1077 1)
(s1078 1)
(s1079 1)
(s1080 1)
(s1081 1)
(s1082 1)
(s1083 1)
(s1084 1)
(s1085 1)
(s1086 1)
(s1087 1)
(s1088 1)
(s1089 1)
(s1090 1)
(s1091 1)
(s1092 1)
(s1093 1)
(s1094 1)
(s1095 1)
(s1096 1)
(s1097 1)
(s1098 1)
(s1099 1)
(s1100 1)
(s1101 1)
(s1102 1)
(s1103 1)
(s1104 1)
(s1105 1)
(s1106 1)
(s1107 1)
(s1108 1)
(s1109 1)
(s1110 1)
(s1111 1)
(s1112 1)
(s1113 1)
(s1114 1)
(s1115 1)
(s1116 1)
(s1117 1)
(s1118 1)
(s1119 1)
(s1120 1)
(s1121 1)
(s1122 1)
(s1123 1)
(s1124 1)
(s1125 1)
(s1126 1)
(s1127 1)
(s1128 1)
(s1129 1)
(s1130 1)
(s1131 1)
(s1132 1)
(s1133 1)
(s1134 1)
(s1135 1)
(s1136 1)
(s1137 1)
(s1138 1)
(s1139 1)
(s1140 1)
(s1141 1)
(s1142 1)
(s1143 1)
(s1144 1)
(s1145 1)
(s1146 1)
(s1147 1)
(s1148 1)
(s1149 1)
(s1150 1)
(s1151 1)
(s1152 1)
(s1153 1)
(s1154 1)
(s1155 1)
(s1156 1)
(s1157 1)
(s1158 1)
(s1159 1)
(s1160 1)
(s1161 1)
(s1162 1)
(s1163 1)
(s1164 1)
(s1165 1)
(s1166 1)
(s1167 1)
(s1168 1)
(s1169 1)
(s1170 1)
(s1171 1)
(s1172 1)
(s1173 1)
(s1174 1)
(s1175 1)
(s1176 1)
(s1177 1)
(s1178 1)
(s1179 1)
(s1180 1)
(s1181 1)
(s1182 1)
(s1183 1)
(s1184 1)
(s1185 1)
(s1186 1)
(s1187 1)
(s1188 1)
(s1189 1)
(s1190 1)
(s1191 1)
(s1192 1)
(s1193 1)
(s1194 1)
(s1195 1)
(s1196 1)
(s1197 1)
(s1198 1)
(s1199 1)
(s1200 1)
(s1201 1)
(s1202 1)
(s1203 1)
(s1204 1)
(s1205 1)
(s1206 1)
(s1207 1)
(s1208 1)
(s1209 1)
(s1210 1)
(s1211 1)
(s1212 1)
(s1213 1)
(s1214 1)
(s1215 1)
(s1216 1)
(s1217 1)
(s1218 1)
(s1219 1)
(s1220 1)
(s1221 1)
(s1222 1)
(s1223 1)
(s1224 1)
(s1225 1)
(s1226 1)
(s1227 1)
(s1228 1)
(s1229 1)
(s1230 1)
(s1231 1)
(s1232 1)
(s1233 1)
(s1234 1)
(s1235 1)
(s1236 1)
(s1237 1)
(s1238 1)
(s1239 1)
(s1240 1)
(s1241 1)
(s1242 1)
(s1243 1)
(s1244 1)
(s1245 1)
(s1246 1)
(s1247 1)
(s1248 1)
(s1249 1)
(s1250 1)
(s1251 1)
(s1252 1)
(s1253 1)
(s1254 1)
(s1255 1)
(s1256 1)
(s1257 1)
(s1258 1)
(s1259 1)
(s1260 1)
(s1261 1)
(s1262 1)
(s1263 1)
(s1264 1)
(s1265 1)
(s1266 1)
(s1267 1)
(s1268 1)
(s1269 1)
(s1270 1)
(s1271 1)
(s1272 1)
(s1273 1)
(s1274 1)
(s1275 1)
(s1276 1)
(s1277 1)
(s1278 1)
(s1279 1)
(s1280 1)
(s1281 1)
(s1282 1)
(s1283 1)
(s1284 1)
(s1285 1)
(s1286 1)
(s1287 1)
(s1288 1)
(s1289 1)
(s1290 1)
(s1291 1)
(s1292 1)
(s1293 1)
(s1294 1)
(s1295 1)
(s1296 1)
(s1297 1)
(s1298 1)
(s1299 1)
(s1300 1)
(s1301 1)
(s1302 1)
(s1303 1)
(s1304 1)
(s1305 1)
(s1306 1)
(s1307 1)
(s1308 1)
(s1309 1)
(s1310 1)
(s1311 1)
(s1312 1)
(s1313 1)
(s1314 1)
(s1315 1)
(s1316 1)
(s1317 1)
(s1318 1)
(s1319 1)
(s1320 1)
(s1321 1)
(s1322 1)
(s1323 1)
(s1324 1)
(s1325 1)
(s1326 1)
(s1327 1)
(s1328 1)
(s1329 1)
(s1330 1)
(s1331 1)
(s1332 1)
(s1333 1)
(s1334 1)
(s1335 1)
(s1336 1)
(s1337 1)
(s1338 1)
(s1339 1)
(s1340 1)
(s1341 1)
(s1342 1)
(s1343 1)
(s1344 1)
(s1345 1)
(s1346 1)
(s1347 1)
(s1348 1)
(s1349 1)
(s1350 1)
(s1351 1)
(s1352 1)
(s1353 1)
(s1354 1)
(s1355 1)
(s1356 1)
(s1357 1)
(s1358 1)
(s1359 1)
(s1360 1)
(s1361 1)
(s1362 1)
(s1363 1)
(s1364 1)
(s1365 1)
(s1366 1)
(s1367 1)
(s1368 1)
(s1369 1)
(s1370 1)
(s1371 1)
(s1372 1)
(s1373 1)
(s1374 1)
(s1375 1)
(s1376 1)
(s1377 1)
(s1378 1)
(s1379 1)
(s1380 1)
(s1381 1)
(s1382 1)
(s1383 1)
(s1384 1)
(s1385 1)
(s1386 1)
(s1387 1)
(s1388 1)
(s1389 1)
(s1390 1)
(s1391 1)
(s1392 1)
(s1393 1)
(s1394 1)
(s1395 1)
(s1396 1)
(s1397 1)
(s1398 1)
(s1399 1)
(s1400 1)
(s1401 1)
(s1402 1)
(s1403 1)
(s1404 1)
(s1405 1)
(s1406 1)
(s1407 1)
(s1408 1)
(s1409 1)
(s1410 1)
(s1411 1)
(s1412 1)
(s1413 1)
(s1414 1)
(s1415 1)
(s1416 1)
(s1417 1)
(s1418 1)
(s1419 1)
(s1420 1)
(s1421 1)
(s1422 1)
(s1423 1)
(s1424 1)
(s1425 1)
(s1426 1)
(s1427 1)
(s1428 1)
(s1429 1)
(s1430 1)
(s1431 1)
(s1432 1)
(s1433 1)
(s1434 1)
(s1435 1)
(s1436 1)
(s1437 1)
(s1438 1)
(s1439 1)
(s1440 1)
(s1441 1)
(s1442 1)
(s1443 1)
(s1444 1)
(s1445 1)
(s1446 1)
(s1447 1)
(s1448 1)
(s1449 1)
(s1450 1)
(s1451 1)
(s1452 1)
(s1453 1)
(s1454 1)
(s1455 1)
(s1456 1)
(s1457 1)
(s1458 1)
(s1459 1)
(s1460 1)
(s1461 1)
(s1462 1)
(s1463 1)
(s1464 1)
(s1465 1)
(s1466 1)
(s1467 1)
(s1468 1)
(s1469 1)
(s1470 1)
(s1471 1)
(s1472 1)
(s1473 1)
(s1474 1)
(s1475 1)
(s1476 1)
(s1477 1)
(s1478 1)
(s1479 1)
(s1480 1)
(s1481 1)
(s1482 1)
(s1483 1)
(s1484 1)
(s1485 1)
(s1486 1)
(s1487 1)
(s1488 1)
(s1489 1)
(s1490 1)
(s1491 1)
(s1492 1)
(s1493 1)
(s1494 1)
(s1495 1)
(s1496 1)
(s1497 1)
(s1498 1)
(s1499 1)
(s1500 1)
(s1501 1)
(s1502 1)
(s1503 1)
(s1504 1)
(s1505 1)
(s1506 1)
(s1507 1)
(s1508 1)
(s1509 1)
(s1510 1)
(s1511 1)
(s1512 1)
(s1513 1)
(s1514 1)
(s1515 1)
(s1516 1)
(s1517 1)
(s1518 1)
(s1519 1)
(s1520 1)
(s1521 1)
(s1522 1)
(s1523 1)
(s1524 1)
(s1525 1)
(s1526 1)
(s1527 1)
(s1528 1)
(s1529 1)
(s1530 1)
(s1531 1)
(s1532 1)
(s1533 1)
(s1534 1)
(s1535 1)
(s1536 1)
(s1537 1)
(s1538 1)
(s1539 1)
(s1540 1)
(s1541 1)
(s1542 1)
(s1543 1)
(s1544 1)
(s1545 1)
(s1546 1)
(s1547 1)
(s1548 1)
(s1549 1)
(s1550 1)
(s1551 1)
(s1552 1)
(s1553 1)
(s1554 1)
(s1555 1)
(s1556 1)
(s1557 1)
(s1558 1)
(s1559 1)
(s1560 1)
(s1561 1)
(s1562 1)
(s1563 1)
(s1564 1)
(s1565 1)
(s1566 1)
(s1567 1)
(s1568 1)
(s1569 1)
(s1570 1)
(s1571 1)
(s1572 1)
(s1573 1)
(s1574 1)
(s1575 1)
(s1576 1)
(s1577 1)
(s1578 1)
(s1579 1)
(s1580 1)
(s1581 1)
(s1582 1)
(s1583 1)
(s1584 1)
(s1585 1)
(s1586 1)
(s1587 1)
(s1588 1)
(s1589 1)
(s1590 1)
(s1591 1)
(s1592 1)
(s1593 1)
(s1594 1)
(s1595 1)
(s1596 1)
(s1597 1)
(s1598 1)
(s1599 1)
(s1600 1)
(s1601 1)
(s1602 1)
(s1603 1)
(s1604 1)
(s1605 1)
(s1606 1)
(s1607 1)
(s1608 1)
(s1609 1)
(s1610 1)
(s1611 1)
(s1612 1)
(s1613 1)
(s1614 1)
(s1615 1)
(s1616 1)
(s1617 1)
(s1618 1)
(s1619 1)
(s1620 1)
(s1621 1)
(s1622 1)
(s1623 1)
(s1624 1)
(s1625 1)
(s1626 1)
(s1627 1)
(s1628 1)
(s1629 1)
(s1630 1)
(s1631 1)
(s1632 1)
(s1633 1)
(s1634 1)
(s1635 1)
(s1636 1)
(s1637 1)
(s1638 1)
(s1639 1)
(s1640 1)
(s1641 1)
(s1642 1)
(s1643 1)
(s1644 1)
(s1645 1)
(s1646 1)
(s1647 1)
(s1648 1)
(s1649 1)
(s1650 1)
(s1651 1)
(s1652 1)
(s1653 1)
(s1654 1)
(s1655 1)
(s1656 1)
(s1657 1)
(s1658 1)
(s1659 1)
(s1660 1)
(s1661 1)
(s1662 1)
(s1663 1)
(s1664 1)
(s1665 1)
(s1666 1)
(s1667 1)
(s1668 1)
(s1669 1)
(s1670 1)
(s1671 1)
(s1672 1)
(s1673 1)
(s1674 1)
(s1675 1)
(s1676 1)
(s1677 1)
(s1678 1)
(s1679 1)
(s1680 1)
(s1681 1)
(s1682 1)
(s1683 1)
(s1684 1)
(s1685 1)
(s1686 1)
(s1687 1)
(s1688 1)
(s1689 1)
(s1690 1)
(s1691 1)
(s1692 1)
(s1693 1)
(s1694 1)
(s1695 1)
(s1696 1)
(s1697 1)
(s1698 1)
(s1699 1)
(s1700 1)
(s1701 1)
(s1702 1)
(s1703 1)
(s1704 1)
(s1705 1)
(s1706 1)
(s1707 1)
(s1708 1)
(s1709 1)
(s1710 1)
(s1711 1)
(s1712 1)
(s1713 1)
(s1714 1)
(s1715 1)
(s1716 1)
(s1717 1)
(s1718 1)
(s1719 1)
(s1720 1)
(s1721 1)
(s1722 1)
(s1723 1)
(s1724 1)
(s1725 1)
(s1726 1)
(s1727 1)
(s1728 1)
(s1729 1)
(s1730 1)
(s1731 1)
(s1732 1)
(s1733 1)
(s1734 1)
(s1735 1)
(s1736 1)
(s1737 1)
(s1738 1)
(s1739 1)
(s1740 1)
(s1741 1)
(s1742 1)
(s1743 1)
(s1744 1)
(s1745 1)
(s1746 1)
(s1747 1)
(s1748 1)
(s1749 1)
(s1750 1)
(s1751 1)
(s1752 1)
(s1753 1)
(s1754 1)
(s1755 1)
(s1756 1)
(s1757 1)
(s1758 1)
(s1759 1)
(s1760 1)
(s1761 1)
(s1762 1)
(s1763 1)
(s1764 1)
(s1765 1)
(s1766 1)
(s1767 1)
(s1768 1)
(s1769 1)
(s1770 1)
(s1771 1)
(s1772 1)
(s1773 1)
(s1774 1)
(s1775 1)
(s1776 1)
(s1777 1)
(s1778 1)
(s1779 1)
(s1780 1)
(s1781 1)
(s1782 1)
(s1783 1)
(s1784 1)
(s1785 1)
(s1786 1)
(s1787 1)
(s1788 1)
(s1789 1)
(s1790 1)
(s1791 1)
(s1792 1)
(s1793 1)
(s1794 1)
(s1795 1)
(s1796 1)
(s1797 1)
(s1798 1)
(s1799 1)
(s1800 1)
(s1801 1)
(s1802 1)
(s1803 1)
(s1804 1)
(s1805 1)
(s1806 1)
(s1807 1)
(s1808 1)
(s1809 1)
(s1810 1)
(s1811 1)
(s1812 1)
(s1813 1)
(s1814 1)
(s1815 1)
(s1816 1)
(s1817 1)
(s1818 1)
(s1819 1)
(s1820 1)
(s1821 1)
(s1822 1)
(s1823 1)
(s1824 1)
(s1825 1)
(s1826 1)
(s1827 1)
(s1828 1)
(s1829 1)
(s1830 1)
(s1831 1)
(s1832 1)
(s1833 1)
(s1834 1)
(s1835 1)
(s1836 1)
(s1837 1)
(s1838 1)
(s1839 1)
(s1840 1)
(s1841 1)
(s1842 1)
(s1843 1)
(s1844 1)
(s1845 1)
(s1846 1)
(s1847 1)
(s1848 1)
(s1849 1)timeout

org.smtlib.IParser$ParserException: Unbalanced parentheses at end of input")
Solver is answering 'unknown', stopping.
After SMT solving in domain Int declared 2009/6022 variables, and 2009 constraints, problems are : Problem set: 0 solved, 2004 unsolved in 30077 ms.
Refiners :[Domain max(s): 2009/2014 constraints, Generalized P Invariants (flows): 0/1 constraints, State Equation: 0/2014 constraints, PredecessorRefiner: 1500/504 constraints, Known Traps: 0/0 constraints]
After SMT, in 87904ms problems are : Problem set: 0 solved, 2004 unsolved
Search for dead transitions found 0 dead transitions in 88024ms
Starting structural reductions in LTL mode, iteration 1 : 2014/2017 places, 4008/4008 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 92775 ms. Remains : 2014/2017 places, 4008/4008 transitions.
Support contains 2014 out of 2014 places after structural reductions.
[2024-06-01 13:58:34] [INFO ] Flatten gal took : 397 ms
[2024-06-01 13:58:35] [INFO ] Flatten gal took : 297 ms
[2024-06-01 13:58:36] [INFO ] Input system was already deterministic with 4008 transitions.
Reduction of identical properties reduced properties to check from 66 to 55
RANDOM walk for 40000 steps (5031 resets) in 9953 ms. (4 steps per ms) remains 12/55 properties
BEST_FIRST walk for 40004 steps (8 resets) in 121 ms. (327 steps per ms) remains 12/12 properties
BEST_FIRST walk for 40004 steps (8 resets) in 147 ms. (270 steps per ms) remains 12/12 properties
BEST_FIRST walk for 40004 steps (8 resets) in 1263 ms. (31 steps per ms) remains 12/12 properties
BEST_FIRST walk for 40004 steps (8 resets) in 76 ms. (519 steps per ms) remains 12/12 properties
BEST_FIRST walk for 40004 steps (8 resets) in 86 ms. (459 steps per ms) remains 12/12 properties
BEST_FIRST walk for 40004 steps (8 resets) in 91 ms. (434 steps per ms) remains 12/12 properties
BEST_FIRST walk for 40004 steps (8 resets) in 80 ms. (493 steps per ms) remains 12/12 properties
BEST_FIRST walk for 40004 steps (8 resets) in 74 ms. (533 steps per ms) remains 12/12 properties
BEST_FIRST walk for 40004 steps (8 resets) in 49 ms. (800 steps per ms) remains 12/12 properties
BEST_FIRST walk for 40004 steps (8 resets) in 262 ms. (152 steps per ms) remains 12/12 properties
BEST_FIRST walk for 40004 steps (8 resets) in 80 ms. (493 steps per ms) remains 12/12 properties
BEST_FIRST walk for 40004 steps (8 resets) in 28 ms. (1379 steps per ms) remains 12/12 properties
[2024-06-01 13:58:39] [INFO ] Invariant cache hit.
Problem AtomicPropp12 is UNSAT
Problem AtomicPropp46 is UNSAT
All remaining problems are real, not stopping.
At refinement iteration 0 (INCLUDED_ONLY) 0/268 variables, 268/268 constraints. Problems are: Problem set: 2 solved, 10 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/268 variables, 0/268 constraints. Problems are: Problem set: 2 solved, 10 unsolved
At refinement iteration 2 (OVERLAPS) 1/269 variables, 1/269 constraints. Problems are: Problem set: 2 solved, 10 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/269 variables, 1/270 constraints. Problems are: Problem set: 2 solved, 10 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/269 variables, 0/270 constraints. Problems are: Problem set: 2 solved, 10 unsolved
Problem AtomicPropp16 is UNSAT
At refinement iteration 5 (OVERLAPS) 2765/3034 variables, 269/539 constraints. Problems are: Problem set: 3 solved, 9 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/3034 variables, 0/539 constraints. Problems are: Problem set: 3 solved, 9 unsolved
Problem AtomicPropp23 is UNSAT
Problem AtomicPropp65 is UNSAT
At refinement iteration 7 (OVERLAPS) 2988/6022 variables, 1745/2284 constraints. Problems are: Problem set: 5 solved, 7 unsolved
At refinement iteration 8 (INCLUDED_ONLY) 0/6022 variables, 1745/4029 constraints. Problems are: Problem set: 5 solved, 7 unsolved
At refinement iteration 9 (INCLUDED_ONLY) 0/6022 variables, 0/4029 constraints. Problems are: Problem set: 5 solved, 7 unsolved
At refinement iteration 10 (OVERLAPS) 0/6022 variables, 0/4029 constraints. Problems are: Problem set: 5 solved, 7 unsolved
No progress, stopping.
After SMT solving in domain Real declared 6022/6022 variables, and 4029 constraints, problems are : Problem set: 5 solved, 7 unsolved in 4832 ms.
Refiners :[Domain max(s): 2014/2014 constraints, Generalized P Invariants (flows): 1/1 constraints, State Equation: 2014/2014 constraints, PredecessorRefiner: 12/4 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 5 solved, 7 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/12 variables, 12/12 constraints. Problems are: Problem set: 5 solved, 7 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/12 variables, 0/12 constraints. Problems are: Problem set: 5 solved, 7 unsolved
At refinement iteration 2 (OVERLAPS) 2258/2270 variables, 12/24 constraints. Problems are: Problem set: 5 solved, 7 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/2270 variables, 1/25 constraints. Problems are: Problem set: 5 solved, 7 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/2270 variables, 0/25 constraints. Problems are: Problem set: 5 solved, 7 unsolved
At refinement iteration 5 (OVERLAPS) 3243/5513 variables, 1746/1771 constraints. Problems are: Problem set: 5 solved, 7 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/5513 variables, 1746/3517 constraints. Problems are: Problem set: 5 solved, 7 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/5513 variables, 0/3517 constraints. Problems are: Problem set: 5 solved, 7 unsolved
At refinement iteration 8 (OVERLAPS) 506/6019 variables, 254/3771 constraints. Problems are: Problem set: 5 solved, 7 unsolved
At refinement iteration 9 (INCLUDED_ONLY) 0/6019 variables, 254/4025 constraints. Problems are: Problem set: 5 solved, 7 unsolved
At refinement iteration 10 (INCLUDED_ONLY) 0/6019 variables, 0/4025 constraints. Problems are: Problem set: 5 solved, 7 unsolved
At refinement iteration 11 (OVERLAPS) 2/6021 variables, 1/4026 constraints. Problems are: Problem set: 5 solved, 7 unsolved
At refinement iteration 12 (INCLUDED_ONLY) 0/6021 variables, 2/4028 constraints. Problems are: Problem set: 5 solved, 7 unsolved
At refinement iteration 13 (INCLUDED_ONLY) 0/6021 variables, 0/4028 constraints. Problems are: Problem set: 5 solved, 7 unsolved
At refinement iteration 14 (OVERLAPS) 1/6022 variables, 2/4030 constraints. Problems are: Problem set: 5 solved, 7 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Int declared 6022/6022 variables, and 4030 constraints, problems are : Problem set: 5 solved, 7 unsolved in 5015 ms.
Refiners :[Domain max(s): 2014/2014 constraints, Generalized P Invariants (flows): 1/1 constraints, State Equation: 2014/2014 constraints, PredecessorRefiner: 7/4 constraints, Known Traps: 0/0 constraints]
After SMT, in 10586ms problems are : Problem set: 5 solved, 7 unsolved
Skipping Parikh replay, no witness traces provided.
Support contains 12 out of 2014 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 2014/2014 places, 4008/4008 transitions.
Graph (complete) has 2762 edges and 2014 vertex of which 1763 are kept as prefixes of interest. Removing 251 places using SCC suffix rule.19 ms
Discarding 251 places :
Also discarding 0 output transitions
Drop transitions (Empty/Sink Transition effects.) removed 502 transitions
Reduce isomorphic transitions removed 502 transitions.
Iterating post reduction 0 with 502 rules applied. Total rules applied 503 place count 1763 transition count 3506
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 1 with 3 Pre rules applied. Total rules applied 503 place count 1763 transition count 3503
Deduced a syphon composed of 3 places in 2 ms
Ensure Unique test removed 2 places
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 1 with 8 rules applied. Total rules applied 511 place count 1758 transition count 3503
Discarding 1738 places :
Symmetric choice reduction at 1 with 1738 rule applications. Total rules 2249 place count 20 transition count 1765
Iterating global reduction 1 with 1738 rules applied. Total rules applied 3987 place count 20 transition count 1765
Ensure Unique test removed 1738 transitions
Reduce isomorphic transitions removed 1738 transitions.
Iterating post reduction 1 with 1738 rules applied. Total rules applied 5725 place count 20 transition count 27
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 5725 place count 20 transition count 26
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 5727 place count 19 transition count 26
Free-agglomeration rule applied 2 times.
Iterating global reduction 2 with 2 rules applied. Total rules applied 5729 place count 19 transition count 24
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 5731 place count 17 transition count 24
Applied a total of 5731 rules in 203 ms. Remains 17 /2014 variables (removed 1997) and now considering 24/4008 (removed 3984) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 204 ms. Remains : 17/2014 places, 24/4008 transitions.
RANDOM walk for 697 steps (122 resets) in 15 ms. (43 steps per ms) remains 0/7 properties
Successfully simplified 5 atomic propositions for a total of 16 simplifications.
[2024-06-01 13:58:50] [INFO ] Flatten gal took : 161 ms
[2024-06-01 13:58:51] [INFO ] Flatten gal took : 176 ms
[2024-06-01 13:58:52] [INFO ] Input system was already deterministic with 4008 transitions.
Computed a total of 2014 stabilizing places and 4008 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 2014 transition count 4008
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
AF dead knowledge conclusive for 3 formulas.
FORMULA AirplaneLD-PT-0500-CTLFireability-2024-04 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Starting structural reductions in LTL mode, iteration 0 : 2014/2014 places, 4008/4008 transitions.
Discarding 498 places :
Symmetric choice reduction at 0 with 498 rule applications. Total rules 498 place count 1516 transition count 3510
Iterating global reduction 0 with 498 rules applied. Total rules applied 996 place count 1516 transition count 3510
Ensure Unique test removed 498 transitions
Reduce isomorphic transitions removed 498 transitions.
Iterating post reduction 0 with 498 rules applied. Total rules applied 1494 place count 1516 transition count 3012
Applied a total of 1494 rules in 41 ms. Remains 1516 /2014 variables (removed 498) and now considering 3012/4008 (removed 996) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 42 ms. Remains : 1516/2014 places, 3012/4008 transitions.
[2024-06-01 13:58:52] [INFO ] Flatten gal took : 92 ms
[2024-06-01 13:58:52] [INFO ] Flatten gal took : 130 ms
[2024-06-01 13:58:52] [INFO ] Input system was already deterministic with 3012 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2014/2014 places, 4008/4008 transitions.
Discarding 1746 places :
Symmetric choice reduction at 0 with 1746 rule applications. Total rules 1746 place count 268 transition count 2262
Iterating global reduction 0 with 1746 rules applied. Total rules applied 3492 place count 268 transition count 2262
Ensure Unique test removed 1746 transitions
Reduce isomorphic transitions removed 1746 transitions.
Iterating post reduction 0 with 1746 rules applied. Total rules applied 5238 place count 268 transition count 516
Applied a total of 5238 rules in 57 ms. Remains 268 /2014 variables (removed 1746) and now considering 516/4008 (removed 3492) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 57 ms. Remains : 268/2014 places, 516/4008 transitions.
[2024-06-01 13:58:52] [INFO ] Flatten gal took : 13 ms
[2024-06-01 13:58:52] [INFO ] Flatten gal took : 16 ms
[2024-06-01 13:58:52] [INFO ] Input system was already deterministic with 516 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 2014/2014 places, 4008/4008 transitions.
Graph (complete) has 2762 edges and 2014 vertex of which 1513 are kept as prefixes of interest. Removing 501 places using SCC suffix rule.12 ms
Discarding 501 places :
Also discarding 500 output transitions
Drop transitions (Output transitions of discarded places.) removed 500 transitions
Ensure Unique test removed 499 transitions
Reduce isomorphic transitions removed 499 transitions.
Iterating post reduction 0 with 499 rules applied. Total rules applied 500 place count 1513 transition count 3009
Discarding 1248 places :
Symmetric choice reduction at 1 with 1248 rule applications. Total rules 1748 place count 265 transition count 1761
Iterating global reduction 1 with 1248 rules applied. Total rules applied 2996 place count 265 transition count 1761
Ensure Unique test removed 1248 transitions
Reduce isomorphic transitions removed 1248 transitions.
Iterating post reduction 1 with 1248 rules applied. Total rules applied 4244 place count 265 transition count 513
Applied a total of 4244 rules in 90 ms. Remains 265 /2014 variables (removed 1749) and now considering 513/4008 (removed 3495) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 90 ms. Remains : 265/2014 places, 513/4008 transitions.
[2024-06-01 13:58:52] [INFO ] Flatten gal took : 12 ms
[2024-06-01 13:58:52] [INFO ] Flatten gal took : 15 ms
[2024-06-01 13:58:53] [INFO ] Input system was already deterministic with 513 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2014/2014 places, 4008/4008 transitions.
Discarding 1995 places :
Symmetric choice reduction at 0 with 1995 rule applications. Total rules 1995 place count 19 transition count 2013
Iterating global reduction 0 with 1995 rules applied. Total rules applied 3990 place count 19 transition count 2013
Ensure Unique test removed 1995 transitions
Reduce isomorphic transitions removed 1995 transitions.
Iterating post reduction 0 with 1995 rules applied. Total rules applied 5985 place count 19 transition count 18
Applied a total of 5985 rules in 27 ms. Remains 19 /2014 variables (removed 1995) and now considering 18/4008 (removed 3990) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 27 ms. Remains : 19/2014 places, 18/4008 transitions.
[2024-06-01 13:58:53] [INFO ] Flatten gal took : 1 ms
[2024-06-01 13:58:53] [INFO ] Flatten gal took : 1 ms
[2024-06-01 13:58:53] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2014/2014 places, 4008/4008 transitions.
Discarding 1497 places :
Symmetric choice reduction at 0 with 1497 rule applications. Total rules 1497 place count 517 transition count 2511
Iterating global reduction 0 with 1497 rules applied. Total rules applied 2994 place count 517 transition count 2511
Ensure Unique test removed 1497 transitions
Reduce isomorphic transitions removed 1497 transitions.
Iterating post reduction 0 with 1497 rules applied. Total rules applied 4491 place count 517 transition count 1014
Applied a total of 4491 rules in 24 ms. Remains 517 /2014 variables (removed 1497) and now considering 1014/4008 (removed 2994) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 24 ms. Remains : 517/2014 places, 1014/4008 transitions.
[2024-06-01 13:58:53] [INFO ] Flatten gal took : 24 ms
[2024-06-01 13:58:53] [INFO ] Flatten gal took : 33 ms
[2024-06-01 13:58:53] [INFO ] Input system was already deterministic with 1014 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2014/2014 places, 4008/4008 transitions.
Discarding 1498 places :
Symmetric choice reduction at 0 with 1498 rule applications. Total rules 1498 place count 516 transition count 2510
Iterating global reduction 0 with 1498 rules applied. Total rules applied 2996 place count 516 transition count 2510
Ensure Unique test removed 1498 transitions
Reduce isomorphic transitions removed 1498 transitions.
Iterating post reduction 0 with 1498 rules applied. Total rules applied 4494 place count 516 transition count 1012
Applied a total of 4494 rules in 33 ms. Remains 516 /2014 variables (removed 1498) and now considering 1012/4008 (removed 2996) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 34 ms. Remains : 516/2014 places, 1012/4008 transitions.
[2024-06-01 13:58:53] [INFO ] Flatten gal took : 24 ms
[2024-06-01 13:58:53] [INFO ] Flatten gal took : 31 ms
[2024-06-01 13:58:53] [INFO ] Input system was already deterministic with 1012 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2014/2014 places, 4008/4008 transitions.
Discarding 1497 places :
Symmetric choice reduction at 0 with 1497 rule applications. Total rules 1497 place count 517 transition count 2511
Iterating global reduction 0 with 1497 rules applied. Total rules applied 2994 place count 517 transition count 2511
Ensure Unique test removed 1497 transitions
Reduce isomorphic transitions removed 1497 transitions.
Iterating post reduction 0 with 1497 rules applied. Total rules applied 4491 place count 517 transition count 1014
Applied a total of 4491 rules in 24 ms. Remains 517 /2014 variables (removed 1497) and now considering 1014/4008 (removed 2994) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 25 ms. Remains : 517/2014 places, 1014/4008 transitions.
[2024-06-01 13:58:53] [INFO ] Flatten gal took : 26 ms
[2024-06-01 13:58:53] [INFO ] Flatten gal took : 36 ms
[2024-06-01 13:58:53] [INFO ] Input system was already deterministic with 1014 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2014/2014 places, 4008/4008 transitions.
Discarding 1994 places :
Symmetric choice reduction at 0 with 1994 rule applications. Total rules 1994 place count 20 transition count 2014
Iterating global reduction 0 with 1994 rules applied. Total rules applied 3988 place count 20 transition count 2014
Ensure Unique test removed 1994 transitions
Reduce isomorphic transitions removed 1994 transitions.
Iterating post reduction 0 with 1994 rules applied. Total rules applied 5982 place count 20 transition count 20
Applied a total of 5982 rules in 24 ms. Remains 20 /2014 variables (removed 1994) and now considering 20/4008 (removed 3988) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 24 ms. Remains : 20/2014 places, 20/4008 transitions.
[2024-06-01 13:58:53] [INFO ] Flatten gal took : 1 ms
[2024-06-01 13:58:53] [INFO ] Flatten gal took : 1 ms
[2024-06-01 13:58:53] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2014/2014 places, 4008/4008 transitions.
Discarding 1987 places :
Symmetric choice reduction at 0 with 1987 rule applications. Total rules 1987 place count 27 transition count 2021
Iterating global reduction 0 with 1987 rules applied. Total rules applied 3974 place count 27 transition count 2021
Ensure Unique test removed 1987 transitions
Reduce isomorphic transitions removed 1987 transitions.
Iterating post reduction 0 with 1987 rules applied. Total rules applied 5961 place count 27 transition count 34
Applied a total of 5961 rules in 25 ms. Remains 27 /2014 variables (removed 1987) and now considering 34/4008 (removed 3974) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 26 ms. Remains : 27/2014 places, 34/4008 transitions.
[2024-06-01 13:58:53] [INFO ] Flatten gal took : 1 ms
[2024-06-01 13:58:53] [INFO ] Flatten gal took : 1 ms
[2024-06-01 13:58:53] [INFO ] Input system was already deterministic with 34 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2014/2014 places, 4008/4008 transitions.
Discarding 1986 places :
Symmetric choice reduction at 0 with 1986 rule applications. Total rules 1986 place count 28 transition count 2022
Iterating global reduction 0 with 1986 rules applied. Total rules applied 3972 place count 28 transition count 2022
Ensure Unique test removed 1986 transitions
Reduce isomorphic transitions removed 1986 transitions.
Iterating post reduction 0 with 1986 rules applied. Total rules applied 5958 place count 28 transition count 36
Applied a total of 5958 rules in 23 ms. Remains 28 /2014 variables (removed 1986) and now considering 36/4008 (removed 3972) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 24 ms. Remains : 28/2014 places, 36/4008 transitions.
[2024-06-01 13:58:53] [INFO ] Flatten gal took : 1 ms
[2024-06-01 13:58:53] [INFO ] Flatten gal took : 2 ms
[2024-06-01 13:58:53] [INFO ] Input system was already deterministic with 36 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 2014/2014 places, 4008/4008 transitions.
Graph (complete) has 2762 edges and 2014 vertex of which 1512 are kept as prefixes of interest. Removing 502 places using SCC suffix rule.10 ms
Discarding 502 places :
Also discarding 1000 output transitions
Drop transitions (Output transitions of discarded places.) removed 1000 transitions
Discarding 1495 places :
Symmetric choice reduction at 0 with 1495 rule applications. Total rules 1496 place count 17 transition count 1513
Iterating global reduction 0 with 1495 rules applied. Total rules applied 2991 place count 17 transition count 1513
Ensure Unique test removed 1495 transitions
Reduce isomorphic transitions removed 1495 transitions.
Iterating post reduction 0 with 1495 rules applied. Total rules applied 4486 place count 17 transition count 18
Applied a total of 4486 rules in 53 ms. Remains 17 /2014 variables (removed 1997) and now considering 18/4008 (removed 3990) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 53 ms. Remains : 17/2014 places, 18/4008 transitions.
[2024-06-01 13:58:53] [INFO ] Flatten gal took : 1 ms
[2024-06-01 13:58:53] [INFO ] Flatten gal took : 1 ms
[2024-06-01 13:58:53] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2014/2014 places, 4008/4008 transitions.
Discarding 1994 places :
Symmetric choice reduction at 0 with 1994 rule applications. Total rules 1994 place count 20 transition count 2014
Iterating global reduction 0 with 1994 rules applied. Total rules applied 3988 place count 20 transition count 2014
Ensure Unique test removed 1994 transitions
Reduce isomorphic transitions removed 1994 transitions.
Iterating post reduction 0 with 1994 rules applied. Total rules applied 5982 place count 20 transition count 20
Applied a total of 5982 rules in 27 ms. Remains 20 /2014 variables (removed 1994) and now considering 20/4008 (removed 3988) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 27 ms. Remains : 20/2014 places, 20/4008 transitions.
[2024-06-01 13:58:53] [INFO ] Flatten gal took : 1 ms
[2024-06-01 13:58:53] [INFO ] Flatten gal took : 0 ms
[2024-06-01 13:58:53] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 2014/2014 places, 4008/4008 transitions.
Graph (complete) has 2762 edges and 2014 vertex of which 1513 are kept as prefixes of interest. Removing 501 places using SCC suffix rule.7 ms
Discarding 501 places :
Also discarding 500 output transitions
Drop transitions (Output transitions of discarded places.) removed 500 transitions
Ensure Unique test removed 499 transitions
Reduce isomorphic transitions removed 499 transitions.
Iterating post reduction 0 with 499 rules applied. Total rules applied 500 place count 1513 transition count 3009
Discarding 1492 places :
Symmetric choice reduction at 1 with 1492 rule applications. Total rules 1992 place count 21 transition count 1517
Iterating global reduction 1 with 1492 rules applied. Total rules applied 3484 place count 21 transition count 1517
Ensure Unique test removed 1492 transitions
Reduce isomorphic transitions removed 1492 transitions.
Iterating post reduction 1 with 1492 rules applied. Total rules applied 4976 place count 21 transition count 25
Applied a total of 4976 rules in 58 ms. Remains 21 /2014 variables (removed 1993) and now considering 25/4008 (removed 3983) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 58 ms. Remains : 21/2014 places, 25/4008 transitions.
[2024-06-01 13:58:53] [INFO ] Flatten gal took : 1 ms
[2024-06-01 13:58:53] [INFO ] Flatten gal took : 1 ms
[2024-06-01 13:58:53] [INFO ] Input system was already deterministic with 25 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2014/2014 places, 4008/4008 transitions.
Discarding 1988 places :
Symmetric choice reduction at 0 with 1988 rule applications. Total rules 1988 place count 26 transition count 2020
Iterating global reduction 0 with 1988 rules applied. Total rules applied 3976 place count 26 transition count 2020
Ensure Unique test removed 1988 transitions
Reduce isomorphic transitions removed 1988 transitions.
Iterating post reduction 0 with 1988 rules applied. Total rules applied 5964 place count 26 transition count 32
Applied a total of 5964 rules in 23 ms. Remains 26 /2014 variables (removed 1988) and now considering 32/4008 (removed 3976) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 23 ms. Remains : 26/2014 places, 32/4008 transitions.
[2024-06-01 13:58:53] [INFO ] Flatten gal took : 1 ms
[2024-06-01 13:58:53] [INFO ] Flatten gal took : 1 ms
[2024-06-01 13:58:53] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2014/2014 places, 4008/4008 transitions.
Discarding 1995 places :
Symmetric choice reduction at 0 with 1995 rule applications. Total rules 1995 place count 19 transition count 2013
Iterating global reduction 0 with 1995 rules applied. Total rules applied 3990 place count 19 transition count 2013
Ensure Unique test removed 1995 transitions
Reduce isomorphic transitions removed 1995 transitions.
Iterating post reduction 0 with 1995 rules applied. Total rules applied 5985 place count 19 transition count 18
Applied a total of 5985 rules in 22 ms. Remains 19 /2014 variables (removed 1995) and now considering 18/4008 (removed 3990) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 22 ms. Remains : 19/2014 places, 18/4008 transitions.
[2024-06-01 13:58:53] [INFO ] Flatten gal took : 1 ms
[2024-06-01 13:58:53] [INFO ] Flatten gal took : 0 ms
[2024-06-01 13:58:53] [INFO ] Input system was already deterministic with 18 transitions.
[2024-06-01 13:58:54] [INFO ] Flatten gal took : 158 ms
[2024-06-01 13:58:54] [INFO ] Flatten gal took : 156 ms
[2024-06-01 13:58:54] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 79 ms.
[2024-06-01 13:58:54] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 2014 places, 4008 transitions and 8770 arcs took 33 ms.
Total runtime 115825 ms.
There are residual formulas that ITS could not solve within timeout
Usage: pnml2lts-sym [-gvqh] [--order=]
[--mu-opt] [--saturation=]
[--sat-granularity=] [--save-sat-levels]
[--guidance=] [-d|--deadlock]
[--action=] [-i|--invariant=STRING] [-n|--no-exit]
[--trace=] [--type=]
[--mu=.mu] [--ctl-star=.ctl]
[--ctl=.ctl] [--ltl=.ltl] [--dot=STRING]
[--save-levels=STRING] [--pg-solve] [--attr=]
[--saturating-attractor] [--write-strategy=.spg]
[--check-strategy] [--interactive-play] [--player]
[--pg-write=.spg] [--no-matrix] [--noack=<1|2>]
[--edge-label=] [--labels] [-m|--matrix]
[--mucalc=.mcf|] [-c|--cache]
[--allow-undefined-edges] [--allow-undefined-values]
[-p|--por= (default: heur)]
[--weak=[valmari] (default: uses stronger left-commutativity)]
[--leap] [-r|--regroup=<(T,)+>] [--sloan-w1=] [--sloan-w2=]
[--cw-max-cols=] [--cw-max-rows=] [--col-ins=<(C.C',)+>]
[--mh-timeout=] [--row-perm=<(R,)+>] [--col-perm=<(C,)+>]
[--graph-metrics] [--regroup-exit] [--regroup-time]
[-g|--pins-guards] [--vset=] [--ldd32-step=]
[--ldd32-cache=] [--ldd-step=] [--ldd-cache=]
[--cache-ratio=] [--max-increase=]
[--min-free-nodes=] [--fdd-bits=]
[--fdd-reorder=]
[--vset-cache-diff=] [--no-soundness-check] [--precise]
[--next-union] [--peak-nodes] [--maxsum=]
[--block-size=] [--cluster-size=] [-v] [-q]
[--debug=] [--stats] [--where] [--when]
[--timeout=INT] [--version] [-h|--help] [--usage]
[OPTIONS] []
Could not compute solution for formula : AirplaneLD-PT-0500-CTLFireability-2024-00
Could not compute solution for formula : AirplaneLD-PT-0500-CTLFireability-2024-01
Could not compute solution for formula : AirplaneLD-PT-0500-CTLFireability-2024-02
Could not compute solution for formula : AirplaneLD-PT-0500-CTLFireability-2024-03
Could not compute solution for formula : AirplaneLD-PT-0500-CTLFireability-2024-05
Could not compute solution for formula : AirplaneLD-PT-0500-CTLFireability-2024-06
Could not compute solution for formula : AirplaneLD-PT-0500-CTLFireability-2024-07
Could not compute solution for formula : AirplaneLD-PT-0500-CTLFireability-2024-08
Could not compute solution for formula : AirplaneLD-PT-0500-CTLFireability-2024-09
Could not compute solution for formula : AirplaneLD-PT-0500-CTLFireability-2024-10
Could not compute solution for formula : AirplaneLD-PT-0500-CTLFireability-2024-11
Could not compute solution for formula : AirplaneLD-PT-0500-CTLFireability-2024-12
Could not compute solution for formula : AirplaneLD-PT-0500-CTLFireability-2024-13
Could not compute solution for formula : AirplaneLD-PT-0500-CTLFireability-2024-14
Could not compute solution for formula : AirplaneLD-PT-0500-CTLFireability-2024-15

BK_STOP 1717250335796

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2024
ctl formula name AirplaneLD-PT-0500-CTLFireability-2024-00
ctl formula formula --ctl=/tmp/537/ctl_0_
ctl formula name AirplaneLD-PT-0500-CTLFireability-2024-01
ctl formula formula --ctl=/tmp/537/ctl_1_
ctl formula name AirplaneLD-PT-0500-CTLFireability-2024-02
ctl formula formula --ctl=/tmp/537/ctl_2_
ctl formula name AirplaneLD-PT-0500-CTLFireability-2024-03
ctl formula formula --ctl=/tmp/537/ctl_3_
ctl formula name AirplaneLD-PT-0500-CTLFireability-2024-05
ctl formula formula --ctl=/tmp/537/ctl_4_
ctl formula name AirplaneLD-PT-0500-CTLFireability-2024-06
ctl formula formula --ctl=/tmp/537/ctl_5_
ctl formula name AirplaneLD-PT-0500-CTLFireability-2024-07
ctl formula formula --ctl=/tmp/537/ctl_6_
ctl formula name AirplaneLD-PT-0500-CTLFireability-2024-08
ctl formula formula --ctl=/tmp/537/ctl_7_
ctl formula name AirplaneLD-PT-0500-CTLFireability-2024-09
ctl formula formula --ctl=/tmp/537/ctl_8_
ctl formula name AirplaneLD-PT-0500-CTLFireability-2024-10
ctl formula formula --ctl=/tmp/537/ctl_9_
ctl formula name AirplaneLD-PT-0500-CTLFireability-2024-11
ctl formula formula --ctl=/tmp/537/ctl_10_
ctl formula name AirplaneLD-PT-0500-CTLFireability-2024-12
ctl formula formula --ctl=/tmp/537/ctl_11_
ctl formula name AirplaneLD-PT-0500-CTLFireability-2024-13
ctl formula formula --ctl=/tmp/537/ctl_12_
ctl formula name AirplaneLD-PT-0500-CTLFireability-2024-14
ctl formula formula --ctl=/tmp/537/ctl_13_
ctl formula name AirplaneLD-PT-0500-CTLFireability-2024-15
ctl formula formula --ctl=/tmp/537/ctl_14_
pnml2lts-sym, ** error **: unknown vector set implementation lddmc

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-PT-0500"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool ltsminxred"
echo " Input is AirplaneLD-PT-0500, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r464-smll-171620118200282"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-PT-0500.tgz
mv AirplaneLD-PT-0500 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;