Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r461-smll-171701123000174.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool gold2023
Input is UtilityControlRoom-PT-Z4T4N10, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r461-smll-171701123000174
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.8M
-rw-r--r-- 1 mcc users 69K Apr 13 06:01 CTLCardinality.txt
-rw-r--r-- 1 mcc users 343K Apr 13 06:01 CTLCardinality.xml
-rw-r--r-- 1 mcc users 135K Apr 13 05:55 CTLFireability.txt
-rw-r--r-- 1 mcc users 544K Apr 13 05:55 CTLFireability.xml
-rw-r--r-- 1 mcc users 32K Apr 23 08:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 106K Apr 23 08:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 20K Apr 23 08:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 70K Apr 23 08:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 112K Apr 13 06:18 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 515K Apr 13 06:18 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 103K Apr 13 06:14 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 403K Apr 13 06:14 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 9.6K Apr 23 08:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 22K Apr 23 08:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 8 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 319K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-00
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-01
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-02
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-03
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-04
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-05
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-06
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-07
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-08
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-09
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-10
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-11
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-12
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-13
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-14
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-15

=== Now, execution of the tool begins

BK_START 1717197509435

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=gold2023
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-PT-Z4T4N10
Applying reductions before tool lola
Invoking reducer
Running Version 202304061127
[2024-05-31 23:18:31] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2024-05-31 23:18:32] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-31 23:18:32] [INFO ] Load time of PNML (sax parser for PT used): 182 ms
[2024-05-31 23:18:32] [INFO ] Transformed 376 places.
[2024-05-31 23:18:32] [INFO ] Transformed 750 transitions.
[2024-05-31 23:18:32] [INFO ] Parsed PT model containing 376 places and 750 transitions and 2410 arcs in 356 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 59 ms.
Working with output stream class java.io.PrintStream
Ensure Unique test removed 160 transitions
Reduce redundant transitions removed 160 transitions.
FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-06 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 2 resets, run finished after 876 ms. (steps per millisecond=11 ) properties (out of 15) seen :4
FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-15 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-09 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-02 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-01 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 198 ms. (steps per millisecond=50 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 436 ms. (steps per millisecond=22 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 484 ms. (steps per millisecond=20 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 80 ms. (steps per millisecond=125 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 72 ms. (steps per millisecond=138 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 57 ms. (steps per millisecond=175 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 50 ms. (steps per millisecond=200 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 86 ms. (steps per millisecond=116 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 62 ms. (steps per millisecond=161 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 53 ms. (steps per millisecond=188 ) properties (out of 11) seen :0
Running SMT prover for 11 properties.
// Phase 1: matrix 590 rows 376 cols
[2024-05-31 23:18:35] [INFO ] Computed 23 invariants in 31 ms
[2024-05-31 23:18:36] [INFO ] After 562ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:10
[2024-05-31 23:18:36] [INFO ] [Nat]Absence check using 23 positive place invariants in 20 ms returned sat
[2024-05-31 23:18:36] [INFO ] After 294ms SMT Verify possible using all constraints in natural domain returned unsat :11 sat :0
FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-14 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-13 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-12 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-11 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-10 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-08 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-07 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-05 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-04 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-03 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-00 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 11 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
All properties solved without resorting to model-checking.
Total runtime 4934 ms.
starting LoLA
BK_INPUT UtilityControlRoom-PT-Z4T4N10
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717197526361

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202304061127.jar
+ VERSION=202304061127
+ echo 'Running Version 202304061127'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 49 (type SKEL/FNDP) for 0 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 50 (type SKEL/EQUN) for 0 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 52 (type SKEL/SRCH) for 0 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 53 (type SKEL/SRCH) for 0 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH INITIAL
lola: LAUNCH task # 19 (type CNST) for 18 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-06
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 19 (type CNST) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-06
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-50.sara.
sara: place or transition ordering is non-deterministic
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711

lola: FINISHED task # 50 (type SKEL/EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-00
lola: result : false
lola: CANCELED task # 49 (type FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-00 (obsolete)
lola: CANCELED task # 52 (type SRCH) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-00 (obsolete)
lola: CANCELED task # 53 (type SRCH) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-00 (obsolete)
lola: LAUNCH task # 72 (type SKEL/FNDP) for 9 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 73 (type SKEL/EQUN) for 9 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 75 (type SKEL/SRCH) for 9 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 76 (type SKEL/SRCH) for 9 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 49 (type SKEL/FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-00
lola: result : unknown
lola: fired transitions : 36819
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: planning for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-00 stopped (result already fixed).
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 75 (type SKEL/SRCH) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-03
lola: result : false
lola: markings : 20311
lola: fired transitions : 53815
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 72 (type FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-03 (obsolete)
lola: CANCELED task # 73 (type EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-03 (obsolete)
lola: CANCELED task # 76 (type SRCH) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-03 (obsolete)
lola: LAUNCH task # 128 (type EXCL) for 39 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-13
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 159 (type FNDP) for 30 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 167 (type EQUN) for 30 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 169 (type SRCH) for 30 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 72 (type SKEL/FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-03
lola: result : unknown
lola: fired transitions : 50934
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 169 (type SRCH) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-10
lola: result : false
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 159 (type FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-10 (obsolete)
lola: CANCELED task # 167 (type EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-10 (obsolete)
lola: LAUNCH task # 57 (type SKEL/FNDP) for 3 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 58 (type SKEL/EQUN) for 3 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SKEL/SRCH) for 3 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 167 (type EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-10
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 60 (type SKEL/SRCH) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-01
lola: result : true
lola: markings : 13
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: CANCELED task # 57 (type FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-01 (obsolete)
lola: CANCELED task # 58 (type EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-01 (obsolete)
lola: LAUNCH task # 80 (type SKEL/FNDP) for 21 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 81 (type SKEL/EQUN) for 21 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 83 (type SKEL/SRCH) for 21 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 57 (type SKEL/FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-01
lola: result : true
lola: fired transitions : 11
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-58.sara.
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 83 (type SKEL/SRCH) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-07
lola: result : false
lola: markings : 659
lola: fired transitions : 1023
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 80 (type FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-07 (obsolete)
lola: CANCELED task # 81 (type EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-07 (obsolete)
lola: LAUNCH task # 96 (type SKEL/FNDP) for 12 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 97 (type SKEL/EQUN) for 12 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 99 (type SKEL/SRCH) for 12 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 80 (type SKEL/FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-07
lola: result : unknown
lola: fired transitions : 1651
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787

sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-81.sara.
sara: place or transition ordering is non-deterministic

lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-97.sara.
lola: FINISHED task # 58 (type SKEL/EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-01
lola: result : true
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-73.sara.
lola: FINISHED task # 81 (type SKEL/EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-07
lola: result : false
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 99 (type SKEL/SRCH) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-04
lola: result : false
lola: markings : 8928
lola: fired transitions : 31919
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 96 (type FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-04 (obsolete)
lola: CANCELED task # 97 (type EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-04 (obsolete)
lola: LAUNCH task # 223 (type FNDP) for 15 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 224 (type EQUN) for 15 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 229 (type SRCH) for 15 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 96 (type SKEL/FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-04
lola: result : unknown
lola: fired transitions : 11645
lola: tried executions : 2
lola: time used : 1.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 97 (type SKEL/EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-04
lola: result : unknown
sara: place or transition ordering is non-deterministic
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-224.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 224 (type EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-05
lola: result : false
lola: CANCELED task # 223 (type FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-05 (obsolete)
lola: CANCELED task # 229 (type SRCH) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-05 (obsolete)
lola: LAUNCH task # 64 (type SKEL/FNDP) for 6 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type SKEL/EQUN) for 6 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 67 (type SKEL/SRCH) for 6 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 223 (type FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-05
lola: result : unknown
lola: fired transitions : 3736
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 67 (type SKEL/SRCH) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-02
lola: result : true
lola: markings : 9
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 64 (type FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-02 (obsolete)
lola: CANCELED task # 65 (type EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-02 (obsolete)
lola: LAUNCH task # 145 (type FNDP) for 33 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 146 (type EQUN) for 33 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 148 (type SRCH) for 33 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 148 (type SRCH) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-11
lola: result : false
lola: markings : 70
lola: fired transitions : 500
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 145 (type FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-11 (obsolete)
lola: CANCELED task # 146 (type EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-11 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-65.sara.
lola: LAUNCH task # 178 (type FNDP) for 42 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: place or transition ordering is non-deterministic
lola: LAUNCH task # 189 (type EQUN) for 42 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola:
memory limit: 5 pages
lola: LAUNCH task # 197 (type SRCH) for 42 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 145 (type FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-11
lola: result : unknown
lola: fired transitions : 2747
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 64 (type SKEL/FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-02
lola: result : true
lola: fired transitions : 7
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-146.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 197 (type SRCH) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-14
lola: result : false
lola: markings : 55
lola: fired transitions : 232
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 178 (type FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-14 (obsolete)
lola: CANCELED task # 189 (type EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-14 (obsolete)
lola: LAUNCH task # 188 (type FNDP) for 27 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 192 (type EQUN) for 27 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 208 (type SRCH) for 27 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 178 (type FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-14
lola: result : unknown
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 189 (type EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-14
lola: result : unknown
lola: FINISHED task # 65 (type SKEL/EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-02
lola: result : true
lola: FINISHED task # 208 (type SRCH) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-09
lola: result : true
lola: markings : 7
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 188 (type FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-09 (obsolete)
lola: CANCELED task # 192 (type EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-09 (obsolete)
lola: LAUNCH task # 115 (type SKEL/FNDP) for 45 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 116 (type SKEL/EQUN) for 45 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 118 (type SKEL/SRCH) for 45 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 188 (type FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-09
lola: result : true
lola: fired transitions : 5
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 118 (type SKEL/SRCH) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-15
lola: result : true
lola: markings : 10
lola: fired transitions : 9
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 115 (type FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-15 (obsolete)
lola: CANCELED task # 116 (type EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-15 (obsolete)
lola: LAUNCH task # 180 (type FNDP) for 3 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 181 (type EQUN) for 3 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 183 (type SRCH) for 3 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-192.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 183 (type SRCH) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-01
lola: result : true
lola: markings : 19
lola: fired transitions : 18
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 180 (type FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-01 (obsolete)
lola: CANCELED task # 181 (type EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-01 (obsolete)
lola: LAUNCH task # 161 (type FNDP) for 36 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 162 (type EQUN) for 36 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 164 (type SRCH) for 36 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 180 (type FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-01
lola: result : true
lola: fired transitions : 17
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-116.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 146 (type EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-11
lola: result : false
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 115 (type SKEL/FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-15
lola: result : true
lola: fired transitions : 8
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: place or transition ordering is non-deterministic


sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-181.sara.
lola: FINISHED task # 116 (type SKEL/EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-15
lola: result : true
lola: FINISHED task # 192 (type EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-09
lola: result : true
sara: place or transition ordering is non-deterministic
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-162.sara.


sara: place or transition ordering is non-deterministic
lola: FINISHED task # 181 (type EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-01
lola: result : true
lola: FINISHED task # 73 (type SKEL/EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-03
lola: result : false
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-00: EF false skeleton: state equation
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-01: AG false tandem / insertion
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-03: AG true skeleton: tandem / insertion
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-04: AG true skeleton: tandem / insertion
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-05: AG true state equation
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-06: INITIAL true preprocessing
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-07: AG true skeleton: tandem / insertion
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-09: EF true tandem / insertion
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-10: AG true tandem / insertion
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-11: EF false tandem / insertion
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-14: AG true tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-02: EF 0 5 0 0 3 0 0 2
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-08: AG 0 5 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-12: AG 0 2 3 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-13: EF 0 4 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-15: EF 0 5 0 0 3 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
128 EF EXCL 5/719 1/32 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-13 41930 m, 8386 m/sec, 53992 t fired, .
161 EF FNDP 4/514 0/5 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-12 403660 t fired, 1 attempts, .
162 EF STEQ 4/514 0/5 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-12 sara is running.
164 EF SRCH 4/599 2/5 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-12 340726 m, 68145 m/sec, 466487 t fired, .

Time elapsed: 6 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16

lola: FINISHED task # 162 (type EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-12
lola: result : false
lola: CANCELED task # 161 (type FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-12 (obsolete)
lola: CANCELED task # 164 (type SRCH) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-12 (obsolete)
lola: LAUNCH task # 152 (type FNDP) for 24 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 153 (type EQUN) for 24 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 155 (type SRCH) for 24 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 161 (type FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-12
lola: result : unknown
lola: fired transitions : 461240
lola: tried executions : 2
lola: time used : 5.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-153.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 153 (type EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-08
lola: result : false
lola: CANCELED task # 152 (type FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-08 (obsolete)
lola: CANCELED task # 155 (type SRCH) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-08 (obsolete)
lola: LAUNCH task # 173 (type FNDP) for 6 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 174 (type EQUN) for 6 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 176 (type SRCH) for 6 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 152 (type FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-08
lola: result : unknown
lola: fired transitions : 11930
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 173 (type FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-02
lola: result : true
lola: fired transitions : 3
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 174 (type EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-02 (obsolete)
lola: CANCELED task # 176 (type SRCH) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-02 (obsolete)
lola: LAUNCH task # 187 (type FNDP) for 45 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 194 (type EQUN) for 45 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 206 (type SRCH) for 45 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 187 (type FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-15
lola: result : true
lola: fired transitions : 5
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 194 (type EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-15 (obsolete)
lola: CANCELED task # 206 (type SRCH) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-15 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 124 (type FNDP) for 39 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 125 (type EQUN) for 39 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 127 (type SRCH) for 39 UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-194.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-174.sara.
sara: place or transition ordering is non-deterministic
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-125.sara.

sara: place or transition ordering is non-deterministic

lola: FINISHED task # 194 (type EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-15
lola: result : true
lola: FINISHED task # 174 (type EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-02
lola: result : true
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 125 (type EQUN) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-13
lola: result : false
lola: CANCELED task # 124 (type FNDP) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-13 (obsolete)
lola: CANCELED task # 127 (type SRCH) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-13 (obsolete)
lola: CANCELED task # 128 (type EXCL) for UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-13 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-00: EF false skeleton: state equation
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-01: AG false tandem / insertion
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-02: EF true findpath
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-03: AG true skeleton: tandem / insertion
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-04: AG true skeleton: tandem / insertion
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-05: AG true state equation
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-06: INITIAL true preprocessing
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-07: AG true skeleton: tandem / insertion
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-08: AG true state equation
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-09: EF true tandem / insertion
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-10: AG true tandem / insertion
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-11: EF false tandem / insertion
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-12: AG true state equation
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-13: EF false state equation
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-14: AG true tandem / insertion
UtilityControlRoom-PT-Z4T4N10-ReachabilityCardinality-2024-15: EF true findpath


Time elapsed: 9 secs. Pages in use: 3

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z4T4N10"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="gold2023"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool gold2023"
echo " Input is UtilityControlRoom-PT-Z4T4N10, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r461-smll-171701123000174"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z4T4N10.tgz
mv UtilityControlRoom-PT-Z4T4N10 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;