fond
Model Checking Contest 2024
14th edition, Geneva, Switzerland, June 25, 2024
Execution of r461-smll-171701122900109
Last Updated
July 7, 2024

About the Execution of 2023-gold for UtilityControlRoom-PT-Z2T3N10

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
284.163 9147.00 21228.00 525.20 FTFTFFFTFTFFFFTT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r461-smll-171701122900109.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool gold2023
Input is UtilityControlRoom-PT-Z2T3N10, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r461-smll-171701122900109
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.4M
-rw-r--r-- 1 mcc users 28K Apr 13 05:25 CTLCardinality.txt
-rw-r--r-- 1 mcc users 144K Apr 13 05:25 CTLCardinality.xml
-rw-r--r-- 1 mcc users 35K Apr 13 05:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 155K Apr 13 05:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 23 08:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 49K Apr 23 08:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 17K Apr 23 08:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 59K Apr 23 08:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 51K Apr 13 05:35 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 256K Apr 13 05:35 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 82K Apr 13 05:32 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 333K Apr 13 05:32 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 4.0K Apr 23 08:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 8.4K Apr 23 08:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 8 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 116K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-00
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-01
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-02
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-03
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-04
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-05
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-06
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-07
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-08
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-09
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-10
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-11
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-12
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-13
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-14
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-15

=== Now, execution of the tool begins

BK_START 1717175909921

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=gold2023
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-PT-Z2T3N10
Applying reductions before tool lola
Invoking reducer
Running Version 202304061127
[2024-05-31 17:18:33] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2024-05-31 17:18:33] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-31 17:18:33] [INFO ] Load time of PNML (sax parser for PT used): 183 ms
[2024-05-31 17:18:33] [INFO ] Transformed 174 places.
[2024-05-31 17:18:33] [INFO ] Transformed 270 transitions.
[2024-05-31 17:18:33] [INFO ] Parsed PT model containing 174 places and 270 transitions and 850 arcs in 435 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 114 ms.
Working with output stream class java.io.PrintStream
Ensure Unique test removed 40 transitions
Reduce redundant transitions removed 40 transitions.
FORMULA UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-03 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 2 resets, run finished after 923 ms. (steps per millisecond=10 ) properties (out of 15) seen :3
FORMULA UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-07 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-04 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-02 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 124 ms. (steps per millisecond=80 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 164 ms. (steps per millisecond=60 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 154 ms. (steps per millisecond=64 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 233 ms. (steps per millisecond=42 ) properties (out of 12) seen :1
FORMULA UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-08 FALSE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 74 ms. (steps per millisecond=135 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 100 ms. (steps per millisecond=100 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 55 ms. (steps per millisecond=181 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 53 ms. (steps per millisecond=188 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 52 ms. (steps per millisecond=192 ) properties (out of 11) seen :0
Running SMT prover for 11 properties.
// Phase 1: matrix 230 rows 174 cols
[2024-05-31 17:18:36] [INFO ] Computed 23 invariants in 27 ms
[2024-05-31 17:18:36] [INFO ] [Real]Absence check using 23 positive place invariants in 15 ms returned sat
[2024-05-31 17:18:36] [INFO ] After 382ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :0 real:9
[2024-05-31 17:18:37] [INFO ] [Nat]Absence check using 23 positive place invariants in 13 ms returned sat
[2024-05-31 17:18:37] [INFO ] After 170ms SMT Verify possible using all constraints in natural domain returned unsat :11 sat :0
FORMULA UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-15 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-14 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-13 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-12 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-11 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-10 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-09 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-06 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-05 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-01 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-00 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 11 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
All properties solved without resorting to model-checking.
Total runtime 3663 ms.
starting LoLA
BK_INPUT UtilityControlRoom-PT-Z2T3N10
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717175919068

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202304061127.jar
+ VERSION=202304061127
+ echo 'Running Version 202304061127'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 49 (type SKEL/FNDP) for 0 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 50 (type SKEL/EQUN) for 0 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 52 (type SKEL/SRCH) for 0 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 53 (type SKEL/SRCH) for 0 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 52 (type SKEL/SRCH) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-00
lola: result : false
lola: markings : 630
lola: fired transitions : 1117
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 49 (type FNDP) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-00 (obsolete)
lola: CANCELED task # 50 (type EQUN) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-00 (obsolete)
lola: CANCELED task # 53 (type SRCH) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-00 (obsolete)
lola: LAUNCH task # 64 (type SKEL/FNDP) for 15 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 65 (type SKEL/EQUN) for 15 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 67 (type SKEL/SRCH) for 15 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 68 (type SKEL/SRCH) for 15 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 49 (type SKEL/FNDP) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-00
lola: result : unknown
lola: fired transitions : 849
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 50 (type SKEL/EQUN) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-00
lola: result : unknown
lola: Rule S: 0 transitions removed,0 places removed
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 67 (type SKEL/SRCH) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-05
lola: result : false
lola: markings : 273
lola: fired transitions : 399
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 64 (type FNDP) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-05 (obsolete)
lola: CANCELED task # 65 (type EQUN) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-05 (obsolete)
lola: CANCELED task # 68 (type SRCH) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-05 (obsolete)
lola: LAUNCH task # 72 (type SKEL/FNDP) for 12 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 73 (type SKEL/EQUN) for 12 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 75 (type SKEL/SRCH) for 12 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 76 (type SKEL/SRCH) for 12 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 72 (type SKEL/FNDP) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-04
lola: result : true
lola: fired transitions : 4
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 73 (type EQUN) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-04 (obsolete)
lola: CANCELED task # 75 (type SRCH) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-04 (obsolete)
lola: CANCELED task # 76 (type SRCH) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-04 (obsolete)
lola: LAUNCH task # 57 (type SKEL/FNDP) for 3 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type SKEL/EQUN) for 3 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 60 (type SKEL/SRCH) for 3 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 61 (type SKEL/SRCH) for 3 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 60 (type SKEL/SRCH) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-01
lola: result : false
lola: markings : 404
lola: fired transitions : 606
lola: time used : 0.000000
lola: memory pages used : 1
lola: planning for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-00 stopped (result already fixed).
lola: planning for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-05 stopped (result already fixed).
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 61 (type SKEL/SRCH) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-01
lola: result : false
lola: markings : 99
lola: fired transitions : 128
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-73.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-65.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-58.sara.
sara: sara: place or transition ordering is non-deterministicplace or transition ordering is non-deterministic

sara: place or transition ordering is non-deterministic


lola: CANCELED task # 57 (type FNDP) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-01 (obsolete)
lola: CANCELED task # 58 (type EQUN) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-01 (obsolete)
lola: LAUNCH task # 80 (type SKEL/FNDP) for 6 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 81 (type SKEL/EQUN) for 6 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 83 (type SKEL/SRCH) for 6 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 84 (type SKEL/SRCH) for 6 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 57 (type SKEL/FNDP) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-01
lola: result : unknown
lola: fired transitions : 1175
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 84 (type SKEL/SRCH) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-02
lola: result : true
lola: markings : 104
lola: fired transitions : 122
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 80 (type FNDP) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-02 (obsolete)
lola: CANCELED task # 81 (type EQUN) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-02 (obsolete)
lola: CANCELED task # 83 (type SRCH) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-02 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-81.sara.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 87 (type SKEL/FNDP) for 18 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 88 (type SKEL/EQUN) for 18 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-06
lola: time limit : 32000000 sec
lola: sara: place or transition ordering is non-deterministic
memory limit: 5 pages
lola: LAUNCH task # 90 (type SKEL/SRCH) for 18 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 91 (type SKEL/SRCH) for 18 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages

lola: FINISHED task # 58 (type SKEL/EQUN) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-01
lola: result : false
lola: LAUNCH INITIAL
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 10 (type CNST) for 9 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-03
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 10 (type CNST) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-03
lola: result : true
lola: FINISHED task # 73 (type SKEL/EQUN) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-04
lola: result : true
lola: planning for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-01 stopped (result already fixed).
lola: FINISHED task # 81 (type SKEL/EQUN) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-02
lola: result : true
lola: FINISHED task # 91 (type SKEL/SRCH) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-06
lola: result : false
lola: markings : 889
lola: fired transitions : 1431
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 87 (type FNDP) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-06 (obsolete)
lola: CANCELED task # 88 (type EQUN) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-06 (obsolete)
lola: CANCELED task # 90 (type SRCH) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-06 (obsolete)
lola: FINISHED task # 80 (type SKEL/FNDP) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-02
lola: result : true
lola: fired transitions : 19
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 94 (type SKEL/FNDP) for 21 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 95 (type SKEL/EQUN) for 21 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 97 (type SKEL/SRCH) for 21 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 98 (type SKEL/SRCH) for 21 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 97 (type SKEL/SRCH) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-07
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 94 (type FNDP) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-07 (obsolete)
lola: CANCELED task # 95 (type EQUN) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-07 (obsolete)
lola: CANCELED task # 98 (type SRCH) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-07 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 94 (type SKEL/FNDP) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-07
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-88.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: place or transition ordering is non-deterministic

lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 111 (type EXCL) for 12 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-04
lola: time limit : 240 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 107 (type FNDP) for 12 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 108 (type EQUN) for 12 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 110 (type SRCH) for 12 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 111 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-04
lola: result : true
lola: markings : 11
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 107 (type FNDP) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-04 (obsolete)
lola: CANCELED task # 108 (type EQUN) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-04 (obsolete)
lola: CANCELED task # 110 (type SRCH) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-04 (obsolete)
lola: LAUNCH task # 115 (type SKEL/FNDP) for 45 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 116 (type SKEL/EQUN) for 45 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 118 (type SKEL/SRCH) for 45 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 119 (type SKEL/SRCH) for 45 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-95.sara.
lola: FINISHED task # 65 (type SKEL/EQUN) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-05
lola: result : false
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 119 (type SKEL/SRCH) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-15
lola: result : false
lola: markings : 317
lola: fired transitions : 450
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 115 (type FNDP) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-15 (obsolete)
lola: CANCELED task # 116 (type EQUN) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-15 (obsolete)
lola: CANCELED task # 118 (type SRCH) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-15 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 115 (type SKEL/FNDP) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-15
lola: result : unknown
lola: fired transitions : 2478
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 107 (type FNDP) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-04
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-116.sara.
sara: place or transition ordering is non-deterministic

lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 141 (type EXCL) for 24 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-08
lola: time limit : 514 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 137 (type FNDP) for 24 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 138 (type EQUN) for 24 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 140 (type SRCH) for 24 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-108.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: lola: place or transition ordering is non-deterministic
rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 137 (type FNDP) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-08
lola: result : true
lola: fired transitions : 12
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 138 (type EQUN) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-08 (obsolete)
lola: CANCELED task # 140 (type SRCH) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-08 (obsolete)
lola: CANCELED task # 141 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-08 (obsolete)
lola: LAUNCH task # 127 (type EXCL) for 21 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-07
lola: time limit : 600 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 121 (type FNDP) for 21 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 124 (type EQUN) for 21 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 126 (type SRCH) for 21 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 127 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-07
lola: result : true
lola: markings : 22
lola: fired transitions : 23
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 121 (type FNDP) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-07 (obsolete)
lola: CANCELED task # 124 (type EQUN) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-07 (obsolete)
lola: CANCELED task # 126 (type SRCH) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-07 (obsolete)
lola: LAUNCH task # 123 (type SKEL/FNDP) for 39 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 128 (type SKEL/EQUN) for 39 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 130 (type SKEL/SRCH) for 39 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 131 (type SKEL/SRCH) for 39 UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages

lola: FINISHED task # 116 (type SKEL/EQUN) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-15
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 108 (type EQUN) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-04
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787

lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-128.sara.
lola: FINISHED task # 121 (type FNDP) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-07
lola: result : true
lola: fired transitions : 6
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0

lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 95 (type SKEL/EQUN) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-07
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-124.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 88 (type SKEL/EQUN) for UtilityControlRoom-PT-Z2T3N10-ReachabilityCardinality-2024-06
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 454 Bus error lola --conf=$BIN_DIR/configfiles/reachabilitycardinalityconf --formula=$DIR/ReachabilityCardinality.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
sara: place or transition ordering is non-deterministic

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z2T3N10"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="gold2023"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool gold2023"
echo " Input is UtilityControlRoom-PT-Z2T3N10, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r461-smll-171701122900109"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z2T3N10.tgz
mv UtilityControlRoom-PT-Z2T3N10 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;