About the Execution of LoLA for Vasy2003-PT-none
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16208.552 | 680251.00 | 689879.00 | 2745.60 | ???F????F?F????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r445-smll-171701112200284.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Vasy2003-PT-none, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r445-smll-171701112200284
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 712K
-rw-r--r-- 1 mcc users 8.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 93K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 63K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Apr 23 08:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 23 08:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Apr 23 08:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Apr 23 08:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 12 08:02 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 125K Apr 12 08:02 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.6K Apr 12 07:56 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 87K Apr 12 07:56 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 08:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 23 08:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 207K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Vasy2003-PT-none-LTLFireability-00
FORMULA_NAME Vasy2003-PT-none-LTLFireability-01
FORMULA_NAME Vasy2003-PT-none-LTLFireability-02
FORMULA_NAME Vasy2003-PT-none-LTLFireability-03
FORMULA_NAME Vasy2003-PT-none-LTLFireability-04
FORMULA_NAME Vasy2003-PT-none-LTLFireability-05
FORMULA_NAME Vasy2003-PT-none-LTLFireability-06
FORMULA_NAME Vasy2003-PT-none-LTLFireability-07
FORMULA_NAME Vasy2003-PT-none-LTLFireability-08
FORMULA_NAME Vasy2003-PT-none-LTLFireability-09
FORMULA_NAME Vasy2003-PT-none-LTLFireability-10
FORMULA_NAME Vasy2003-PT-none-LTLFireability-11
FORMULA_NAME Vasy2003-PT-none-LTLFireability-12
FORMULA_NAME Vasy2003-PT-none-LTLFireability-13
FORMULA_NAME Vasy2003-PT-none-LTLFireability-14
FORMULA_NAME Vasy2003-PT-none-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717139122209
FORMULA Vasy2003-PT-none-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Vasy2003-PT-none-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Vasy2003-PT-none-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717139802460
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 20 (type CNST) for 17 Vasy2003-PT-none-LTLFireability-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 20 (type CNST) for Vasy2003-PT-none-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 49 (type CNST) for 46 Vasy2003-PT-none-LTLFireability-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 49 (type CNST) for Vasy2003-PT-none-LTLFireability-10
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-31 07:05:22] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 Vasy2003-PT-none-LTLFireability-06
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 74 (type FNDP) for 40 Vasy2003-PT-none-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 75 (type EQUN) for 40 Vasy2003-PT-none-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 65 Vasy2003-PT-none-LTLFireability-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 74 (type FNDP) for Vasy2003-PT-none-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 75 (type EQUN) for Vasy2003-PT-none-LTLFireability-08 (obsolete)
[[35mlola[0m][I] LAUNCH task # 81 (type EQUN) for 3 Vasy2003-PT-none-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 72 (type EQUN) for Vasy2003-PT-none-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 75 (type EQUN) for Vasy2003-PT-none-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 81 (type EQUN) for Vasy2003-PT-none-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 4/239 4/2000 Vasy2003-PT-none-LTLFireability-06 537466 m, 107493 m/sec, 1198572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 9/239 8/2000 Vasy2003-PT-none-LTLFireability-06 1197954 m, 132097 m/sec, 2807674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 14/239 13/2000 Vasy2003-PT-none-LTLFireability-06 1875412 m, 135491 m/sec, 4437914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 19/239 17/2000 Vasy2003-PT-none-LTLFireability-06 2539827 m, 132883 m/sec, 6068167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 24/239 22/2000 Vasy2003-PT-none-LTLFireability-06 3192809 m, 130596 m/sec, 7693748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 29/239 26/2000 Vasy2003-PT-none-LTLFireability-06 3836085 m, 128655 m/sec, 9305616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 34/239 30/2000 Vasy2003-PT-none-LTLFireability-06 4477839 m, 128350 m/sec, 10917230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 39/239 34/2000 Vasy2003-PT-none-LTLFireability-06 5109759 m, 126384 m/sec, 12512591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 44/239 38/2000 Vasy2003-PT-none-LTLFireability-06 5736983 m, 125444 m/sec, 14107424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 49/239 42/2000 Vasy2003-PT-none-LTLFireability-06 6363651 m, 125333 m/sec, 15707313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 54/239 46/2000 Vasy2003-PT-none-LTLFireability-06 6985861 m, 124442 m/sec, 17300508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 59/239 50/2000 Vasy2003-PT-none-LTLFireability-06 7569773 m, 116782 m/sec, 18808162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 64/239 54/2000 Vasy2003-PT-none-LTLFireability-06 8179011 m, 121847 m/sec, 20371197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 69/239 58/2000 Vasy2003-PT-none-LTLFireability-06 8785511 m, 121300 m/sec, 21938283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 74/239 62/2000 Vasy2003-PT-none-LTLFireability-06 9368353 m, 116568 m/sec, 23449435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 79/239 66/2000 Vasy2003-PT-none-LTLFireability-06 9954233 m, 117176 m/sec, 24970732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 84/239 70/2000 Vasy2003-PT-none-LTLFireability-06 10556708 m, 120495 m/sec, 26532968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 89/239 74/2000 Vasy2003-PT-none-LTLFireability-06 11154257 m, 119509 m/sec, 28086837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 94/239 78/2000 Vasy2003-PT-none-LTLFireability-06 11749289 m, 119006 m/sec, 29638691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 99/239 82/2000 Vasy2003-PT-none-LTLFireability-06 12346610 m, 119464 m/sec, 31201995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 104/239 85/2000 Vasy2003-PT-none-LTLFireability-06 12943067 m, 119291 m/sec, 32759588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 109/239 89/2000 Vasy2003-PT-none-LTLFireability-06 13540033 m, 119393 m/sec, 34319015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 114/239 93/2000 Vasy2003-PT-none-LTLFireability-06 14133321 m, 118657 m/sec, 35882730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 119/239 97/2000 Vasy2003-PT-none-LTLFireability-06 14723621 m, 118060 m/sec, 37441608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 124/239 101/2000 Vasy2003-PT-none-LTLFireability-06 15310864 m, 117448 m/sec, 38995509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 129/239 105/2000 Vasy2003-PT-none-LTLFireability-06 15897391 m, 117305 m/sec, 40540907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 134/239 109/2000 Vasy2003-PT-none-LTLFireability-06 16482454 m, 117012 m/sec, 42088529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 139/239 112/2000 Vasy2003-PT-none-LTLFireability-06 17064466 m, 116402 m/sec, 43623661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 144/239 116/2000 Vasy2003-PT-none-LTLFireability-06 17642588 m, 115624 m/sec, 45153582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 149/239 120/2000 Vasy2003-PT-none-LTLFireability-06 18218654 m, 115213 m/sec, 46684747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 154/239 124/2000 Vasy2003-PT-none-LTLFireability-06 18793401 m, 114949 m/sec, 48218496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 159/239 128/2000 Vasy2003-PT-none-LTLFireability-06 19369839 m, 115287 m/sec, 49754834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 164/239 131/2000 Vasy2003-PT-none-LTLFireability-06 19907835 m, 107599 m/sec, 51184428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 169/239 135/2000 Vasy2003-PT-none-LTLFireability-06 20480967 m, 114626 m/sec, 52712223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 174/239 139/2000 Vasy2003-PT-none-LTLFireability-06 21049895 m, 113785 m/sec, 54234863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 179/239 142/2000 Vasy2003-PT-none-LTLFireability-06 21625728 m, 115166 m/sec, 55765130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 184/239 146/2000 Vasy2003-PT-none-LTLFireability-06 22199374 m, 114729 m/sec, 57297491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 189/239 150/2000 Vasy2003-PT-none-LTLFireability-06 22762739 m, 112673 m/sec, 58816852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 194/239 153/2000 Vasy2003-PT-none-LTLFireability-06 23313434 m, 110139 m/sec, 60289272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 199/239 157/2000 Vasy2003-PT-none-LTLFireability-06 23881391 m, 113591 m/sec, 61814572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 204/239 161/2000 Vasy2003-PT-none-LTLFireability-06 24427786 m, 109279 m/sec, 63280944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 209/239 164/2000 Vasy2003-PT-none-LTLFireability-06 24979238 m, 110290 m/sec, 64756701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 214/239 168/2000 Vasy2003-PT-none-LTLFireability-06 25526760 m, 109504 m/sec, 66221549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 219/239 172/2000 Vasy2003-PT-none-LTLFireability-06 26076138 m, 109875 m/sec, 67705523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 224/239 175/2000 Vasy2003-PT-none-LTLFireability-06 26638366 m, 112445 m/sec, 69226065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 229/239 179/2000 Vasy2003-PT-none-LTLFireability-06 27201870 m, 112700 m/sec, 70742416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 234/239 183/2000 Vasy2003-PT-none-LTLFireability-06 27764821 m, 112590 m/sec, 72254290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 239/239 186/2000 Vasy2003-PT-none-LTLFireability-06 28326147 m, 112265 m/sec, 73759148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 35 (type EXCL) for Vasy2003-PT-none-LTLFireability-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 62 Vasy2003-PT-none-LTLFireability-14
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 Vasy2003-PT-none-LTLFireability-06
[[35mlola[0m][I] time limit : 3355 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for Vasy2003-PT-none-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 26
[[35mlola[0m][I] fired transitions : 26
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 5/239 5/5 Vasy2003-PT-none-LTLFireability-06 685816 m, -5528066 m/sec, 1551085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 35 (type EXCL) for Vasy2003-PT-none-LTLFireability-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 Vasy2003-PT-none-LTLFireability-13
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for Vasy2003-PT-none-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 26
[[35mlola[0m][I] fired transitions : 26
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 56 Vasy2003-PT-none-LTLFireability-12
[[35mlola[0m][I] time limit : 278 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for Vasy2003-PT-none-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 26
[[35mlola[0m][I] fired transitions : 26
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 Vasy2003-PT-none-LTLFireability-11
[[35mlola[0m][I] time limit : 304 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for Vasy2003-PT-none-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 26
[[35mlola[0m][I] fired transitions : 26
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 Vasy2003-PT-none-LTLFireability-09
[[35mlola[0m][I] time limit : 334 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for Vasy2003-PT-none-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1432
[[35mlola[0m][I] fired transitions : 2956
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 Vasy2003-PT-none-LTLFireability-07
[[35mlola[0m][I] time limit : 371 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 5/371 5/2000 Vasy2003-PT-none-LTLFireability-07 699557 m, 139911 m/sec, 1911338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 10/371 9/2000 Vasy2003-PT-none-LTLFireability-07 1253678 m, 110824 m/sec, 3766925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 15/371 13/2000 Vasy2003-PT-none-LTLFireability-07 1796683 m, 108601 m/sec, 5611176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 20/371 16/2000 Vasy2003-PT-none-LTLFireability-07 2302506 m, 101164 m/sec, 7400315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 25/371 19/2000 Vasy2003-PT-none-LTLFireability-07 2806115 m, 100721 m/sec, 9138522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 30/371 23/2000 Vasy2003-PT-none-LTLFireability-07 3298419 m, 98460 m/sec, 10885800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 35/371 26/2000 Vasy2003-PT-none-LTLFireability-07 3785185 m, 97353 m/sec, 12592656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 40/371 29/2000 Vasy2003-PT-none-LTLFireability-07 4277845 m, 98532 m/sec, 14320328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 45/371 33/2000 Vasy2003-PT-none-LTLFireability-07 4758956 m, 96222 m/sec, 16042551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 50/371 36/2000 Vasy2003-PT-none-LTLFireability-07 5238946 m, 95998 m/sec, 17755793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 55/371 39/2000 Vasy2003-PT-none-LTLFireability-07 5724451 m, 97101 m/sec, 19447569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 60/371 42/2000 Vasy2003-PT-none-LTLFireability-07 6184804 m, 92070 m/sec, 21104053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 65/371 45/2000 Vasy2003-PT-none-LTLFireability-07 6639676 m, 90974 m/sec, 22766931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 70/371 48/2000 Vasy2003-PT-none-LTLFireability-07 7095106 m, 91086 m/sec, 24397770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 75/371 51/2000 Vasy2003-PT-none-LTLFireability-07 7541915 m, 89361 m/sec, 26036662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 80/371 55/2000 Vasy2003-PT-none-LTLFireability-07 7994116 m, 90440 m/sec, 27663078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 85/371 58/2000 Vasy2003-PT-none-LTLFireability-07 8454401 m, 92057 m/sec, 29298704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 90/371 61/2000 Vasy2003-PT-none-LTLFireability-07 8898197 m, 88759 m/sec, 30907961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 95/371 64/2000 Vasy2003-PT-none-LTLFireability-07 9335562 m, 87473 m/sec, 32491618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 100/371 66/2000 Vasy2003-PT-none-LTLFireability-07 9771536 m, 87194 m/sec, 34062176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 105/371 69/2000 Vasy2003-PT-none-LTLFireability-07 10215940 m, 88880 m/sec, 35634295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 110/371 72/2000 Vasy2003-PT-none-LTLFireability-07 10634534 m, 83718 m/sec, 37193100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 115/371 75/2000 Vasy2003-PT-none-LTLFireability-07 11062945 m, 85682 m/sec, 38746385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 120/371 78/2000 Vasy2003-PT-none-LTLFireability-07 11465198 m, 80450 m/sec, 40214809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 125/371 81/2000 Vasy2003-PT-none-LTLFireability-07 11885563 m, 84073 m/sec, 41765086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 130/371 84/2000 Vasy2003-PT-none-LTLFireability-07 12307572 m, 84401 m/sec, 43319297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 135/371 86/2000 Vasy2003-PT-none-LTLFireability-07 12686907 m, 75867 m/sec, 44716335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 140/371 89/2000 Vasy2003-PT-none-LTLFireability-07 13118294 m, 86277 m/sec, 46258976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 145/371 92/2000 Vasy2003-PT-none-LTLFireability-07 13539968 m, 84334 m/sec, 47798090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 150/371 95/2000 Vasy2003-PT-none-LTLFireability-07 13970112 m, 86028 m/sec, 49356574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 155/371 97/2000 Vasy2003-PT-none-LTLFireability-07 14333711 m, 72719 m/sec, 50698702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 160/371 100/2000 Vasy2003-PT-none-LTLFireability-07 14714813 m, 76220 m/sec, 52093870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 165/371 103/2000 Vasy2003-PT-none-LTLFireability-07 15125958 m, 82229 m/sec, 53616097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 170/371 105/2000 Vasy2003-PT-none-LTLFireability-07 15535900 m, 81988 m/sec, 55124931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 175/371 108/2000 Vasy2003-PT-none-LTLFireability-07 15935557 m, 79931 m/sec, 56622613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 180/371 111/2000 Vasy2003-PT-none-LTLFireability-07 16343216 m, 81531 m/sec, 58138202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 185/371 114/2000 Vasy2003-PT-none-LTLFireability-07 16764317 m, 84220 m/sec, 59668598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 190/371 116/2000 Vasy2003-PT-none-LTLFireability-07 17166885 m, 80513 m/sec, 61159190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 195/371 119/2000 Vasy2003-PT-none-LTLFireability-07 17567415 m, 80106 m/sec, 62647286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 200/371 122/2000 Vasy2003-PT-none-LTLFireability-07 17965626 m, 79642 m/sec, 64121590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 205/371 124/2000 Vasy2003-PT-none-LTLFireability-07 18364931 m, 79861 m/sec, 65585690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 210/371 127/2000 Vasy2003-PT-none-LTLFireability-07 18772239 m, 81461 m/sec, 67088685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 215/371 130/2000 Vasy2003-PT-none-LTLFireability-07 19165301 m, 78612 m/sec, 68554452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 220/371 133/2000 Vasy2003-PT-none-LTLFireability-07 19571378 m, 81215 m/sec, 70043095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 225/371 135/2000 Vasy2003-PT-none-LTLFireability-07 19955873 m, 76899 m/sec, 71477205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 230/371 138/2000 Vasy2003-PT-none-LTLFireability-07 20364210 m, 81667 m/sec, 72947237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 235/371 141/2000 Vasy2003-PT-none-LTLFireability-07 20766890 m, 80536 m/sec, 74416485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 240/371 143/2000 Vasy2003-PT-none-LTLFireability-07 21155883 m, 77798 m/sec, 75868147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 245/371 146/2000 Vasy2003-PT-none-LTLFireability-07 21548961 m, 78615 m/sec, 77323075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 250/371 149/2000 Vasy2003-PT-none-LTLFireability-07 21958253 m, 81858 m/sec, 78819599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 255/371 151/2000 Vasy2003-PT-none-LTLFireability-07 22332589 m, 74867 m/sec, 80246220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 260/371 154/2000 Vasy2003-PT-none-LTLFireability-07 22724209 m, 78324 m/sec, 81704194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 265/371 156/2000 Vasy2003-PT-none-LTLFireability-07 23101885 m, 75535 m/sec, 83131149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 270/371 159/2000 Vasy2003-PT-none-LTLFireability-07 23487401 m, 77103 m/sec, 84602650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 275/371 162/2000 Vasy2003-PT-none-LTLFireability-07 23886475 m, 79814 m/sec, 86067168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 280/371 164/2000 Vasy2003-PT-none-LTLFireability-07 24285626 m, 79830 m/sec, 87557000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 285/371 167/2000 Vasy2003-PT-none-LTLFireability-07 24691386 m, 81152 m/sec, 89053963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 290/371 170/2000 Vasy2003-PT-none-LTLFireability-07 25084763 m, 78675 m/sec, 90518565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 295/371 172/2000 Vasy2003-PT-none-LTLFireability-07 25470001 m, 77047 m/sec, 91960182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 300/371 175/2000 Vasy2003-PT-none-LTLFireability-07 25865800 m, 79159 m/sec, 93401367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 305/371 178/2000 Vasy2003-PT-none-LTLFireability-07 26246764 m, 76192 m/sec, 94845429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 310/371 180/2000 Vasy2003-PT-none-LTLFireability-07 26631092 m, 76865 m/sec, 96245276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 315/371 183/2000 Vasy2003-PT-none-LTLFireability-07 26999113 m, 73604 m/sec, 97601262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 320/371 185/2000 Vasy2003-PT-none-LTLFireability-07 27361437 m, 72464 m/sec, 98954958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 325/371 187/2000 Vasy2003-PT-none-LTLFireability-07 27716634 m, 71039 m/sec, 100305374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 330/371 190/2000 Vasy2003-PT-none-LTLFireability-07 28084362 m, 73545 m/sec, 101660326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 335/371 192/2000 Vasy2003-PT-none-LTLFireability-07 28448503 m, 72828 m/sec, 103020533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 340/371 195/2000 Vasy2003-PT-none-LTLFireability-07 28814657 m, 73230 m/sec, 104388185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 345/371 197/2000 Vasy2003-PT-none-LTLFireability-07 29161487 m, 69366 m/sec, 105711450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 350/371 200/2000 Vasy2003-PT-none-LTLFireability-07 29530700 m, 73842 m/sec, 107072766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 355/371 202/2000 Vasy2003-PT-none-LTLFireability-07 29903880 m, 74636 m/sec, 108453049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 360/371 205/2000 Vasy2003-PT-none-LTLFireability-07 30268735 m, 72971 m/sec, 109836129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 365/371 207/2000 Vasy2003-PT-none-LTLFireability-07 30633970 m, 73047 m/sec, 111224919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 370/371 210/2000 Vasy2003-PT-none-LTLFireability-07 31002807 m, 73767 m/sec, 112596635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 38 (type EXCL) for Vasy2003-PT-none-LTLFireability-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 Vasy2003-PT-none-LTLFireability-05
[[35mlola[0m][I] time limit : 371 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 Vasy2003-PT-none-LTLFireability-07
[[35mlola[0m][I] time limit : 2970 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 5/371 5/2000 Vasy2003-PT-none-LTLFireability-05 696596 m, 139319 m/sec, 1853929 t fired, .
[[35mlola[0m][.] 38 LTL EXCL 5/2970 5/5 Vasy2003-PT-none-LTLFireability-07 660631 m, -6068435 m/sec, 1788392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 38 (type EXCL) for Vasy2003-PT-none-LTLFireability-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 10/371 9/2000 Vasy2003-PT-none-LTLFireability-05 1272628 m, 115206 m/sec, 3759380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 15/371 13/2000 Vasy2003-PT-none-LTLFireability-05 1830017 m, 111477 m/sec, 5650470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 20/371 16/2000 Vasy2003-PT-none-LTLFireability-05 2352215 m, 104439 m/sec, 7484423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 25/371 20/2000 Vasy2003-PT-none-LTLFireability-05 2863871 m, 102331 m/sec, 9245352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 30/371 23/2000 Vasy2003-PT-none-LTLFireability-05 3362536 m, 99733 m/sec, 11030316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 35/371 26/2000 Vasy2003-PT-none-LTLFireability-05 3859078 m, 99308 m/sec, 12766625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 40/371 30/2000 Vasy2003-PT-none-LTLFireability-05 4317145 m, 91613 m/sec, 14367422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mVasy2003-PT-none-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-01: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Vasy2003-PT-none-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 45/371 33/2000 Vasy2003-PT-none-LTLFireability-05 4783523 m, 93275 m/sec, 16036642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 400 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Vasy2003-PT-none"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Vasy2003-PT-none, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r445-smll-171701112200284"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Vasy2003-PT-none.tgz
mv Vasy2003-PT-none execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;