Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r445-smll-171701112100253.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is UtilityControlRoom-PT-Z4T4N04, examination is UpperBounds
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r445-smll-171701112100253
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.7M
-rw-r--r-- 1 mcc users 27K Apr 13 05:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 153K Apr 13 05:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 52K Apr 13 05:19 CTLFireability.txt
-rw-r--r-- 1 mcc users 220K Apr 13 05:19 CTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 23 08:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 55K Apr 23 08:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 23 08:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 46K Apr 23 08:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 59K Apr 13 05:32 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 321K Apr 13 05:32 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 103K Apr 13 05:29 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 406K Apr 13 05:29 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.8K Apr 23 08:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 8.3K Apr 23 08:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 8 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 128K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of positive values
NUM_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-UpperBounds-00
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-UpperBounds-01
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-UpperBounds-02
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-UpperBounds-03
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-UpperBounds-04
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-UpperBounds-05
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-UpperBounds-06
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-UpperBounds-07
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-UpperBounds-08
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-UpperBounds-09
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-UpperBounds-10
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-UpperBounds-11
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-UpperBounds-12
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-UpperBounds-13
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-UpperBounds-14
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-UpperBounds-15

=== Now, execution of the tool begins

BK_START 1717120443315

FORMULA UtilityControlRoom-PT-Z4T4N04-UpperBounds-02 4 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T4N04-UpperBounds-06 4 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T4N04-UpperBounds-09 1 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T4N04-UpperBounds-07 4 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T4N04-UpperBounds-00 4 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T4N04-UpperBounds-13 1 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T4N04-UpperBounds-01 4 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T4N04-UpperBounds-10 1 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T4N04-UpperBounds-03 4 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717120444018

--------------------
content from stderr:

[lola][I] LoLA will run for 3600 seconds at most (--timelimit)
[lola][W] unknown unit in memory specification: using default
[lola][I] MEM LIMIT 5
[lola][I] NET
[lola][I] reading net from model.pnml
[lola][I] input: PNML file (--pnmlnet)
[lola][I] reading pnml
[lola][I] PNML file contains place/transition net
[lola][I] closed net file model.pnml
[lola][I] finished parsing
[lola][I] Reading formula.
[lola][I] Using XML format (--xmlformula)
[lola][I] reading XML formula
[lola][I] reading formula from UpperBounds.xml
[lola][I] Rule S: 0 transitions removed,0 places removed
[lola][I] Structural Bound for (Finished_0 + Finished_1 + Finished_2 + Finished_3 <= 0) is 4
[lola][I] Structural Bound for (DoSecuring_1_0 + DoSecuring_1_1 + DoSecuring_1_2 + DoSecuring_1_3 + DoSecuring_2_0 + DoSecuring_2_1 + DoSecuring_2_2 + DoSecuring_2_3 + DoSecuring_3_0 + DoSecuring_3_1 + DoSecuring_3_2 + DoSecuring_3_3 + DoSecuring_0_0 + DoSecuring_0_1 + DoSecuring_0_2 + DoSecuring_0_3 <= 0) is 4
[lola][I] LAUNCH task # 50 (type EXCL) for 6 UtilityControlRoom-PT-Z4T4N04-UpperBounds-02
[lola][I] time limit : 189 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 48 (type FNDP) for 6 UtilityControlRoom-PT-Z4T4N04-UpperBounds-02
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 49 (type EQUN) for 6 UtilityControlRoom-PT-Z4T4N04-UpperBounds-02
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 51 (type FNDP) for 18 UtilityControlRoom-PT-Z4T4N04-UpperBounds-06
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 50 (type EXCL) for UtilityControlRoom-PT-Z4T4N04-UpperBounds-02
[lola][I] markings : 48
[lola][I] fired transitions : 59
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][W] CANCELED task # 48 (type FNDP) for UtilityControlRoom-PT-Z4T4N04-UpperBounds-02 (obsolete)
[lola][W] CANCELED task # 49 (type EQUN) for UtilityControlRoom-PT-Z4T4N04-UpperBounds-02 (obsolete)
[lola][I] LAUNCH task # 53 (type EXCL) for 18 UtilityControlRoom-PT-Z4T4N04-UpperBounds-06
[lola][I] time limit : 200 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 52 (type EQUN) for 18 UtilityControlRoom-PT-Z4T4N04-UpperBounds-06
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 53 (type EXCL) for UtilityControlRoom-PT-Z4T4N04-UpperBounds-06
[lola][I] markings : 39
[lola][I] fired transitions : 52
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][W] CANCELED task # 51 (type FNDP) for UtilityControlRoom-PT-Z4T4N04-UpperBounds-06 (obsolete)
[lola][W] CANCELED task # 52 (type EQUN) for UtilityControlRoom-PT-Z4T4N04-UpperBounds-06 (obsolete)
[lola][I] Structural Bound for (Assigned_2_1 <= 0) is 1
[lola][I] LAUNCH task # 56 (type EXCL) for 27 UtilityControlRoom-PT-Z4T4N04-UpperBounds-09
[lola][I] time limit : 211 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 54 (type FNDP) for 27 UtilityControlRoom-PT-Z4T4N04-UpperBounds-09
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 55 (type EQUN) for 27 UtilityControlRoom-PT-Z4T4N04-UpperBounds-09
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] Structural Bound for (Clients_0 + Clients_1 + Clients_2 + Clients_3 <= 0) is 4
[lola][I] LAUNCH task # 57 (type FNDP) for 21 UtilityControlRoom-PT-Z4T4N04-UpperBounds-07
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] Structural Bound for (Assigned_0_0 + Assigned_0_1 + Assigned_0_2 + Assigned_0_3 + Assigned_1_0 + Assigned_1_1 + Assigned_1_2 + Assigned_1_3 + Assigned_2_0 + Assigned_2_1 + Assigned_2_2 + Assigned_2_3 + Assigned_3_0 + Assigned_3_1 + Assigned_3_2 + Assigned_3_3 <= 0) is 4
[lola][I] Structural Bound for (Assigned_0_0 + Assigned_0_1 + Assigned_0_2 + Assigned_0_3 + Assigned_1_0 + Assigned_1_1 + Assigned_1_2 + Assigned_1_3 + Assigned_2_0 + Assigned_2_1 + Assigned_2_2 + Assigned_2_3 + Assigned_3_0 + Assigned_3_1 + Assigned_3_2 + Assigned_3_3 <= 0) is 4
[lola][I] FINISHED task # 56 (type EXCL) for UtilityControlRoom-PT-Z4T4N04-UpperBounds-09
[lola][I] markings : 3
[lola][I] fired transitions : 2
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][W] CANCELED task # 54 (type FNDP) for UtilityControlRoom-PT-Z4T4N04-UpperBounds-09 (obsolete)
[lola][W] CANCELED task # 55 (type EQUN) for UtilityControlRoom-PT-Z4T4N04-UpperBounds-09 (obsolete)
[lola][I] LAUNCH task # 59 (type EXCL) for 21 UtilityControlRoom-PT-Z4T4N04-UpperBounds-07
[lola][I] time limit : 276 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 60 (type FNDP) for 3 UtilityControlRoom-PT-Z4T4N04-UpperBounds-01
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 61 (type EQUN) for 3 UtilityControlRoom-PT-Z4T4N04-UpperBounds-01
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] Structural Bound for (ControlRoomDispatch_0 <= 0) is 1
[lola][I] Structural@Findpath: 1 (upper 1 threshold 0
[lola][I] FINISHED task # 54 (type FNDP) for UtilityControlRoom-PT-Z4T4N04-UpperBounds-09
[lola][I] tried executions : 1
[lola][I] time used : 0
[lola][I] Structural@Findpath: 4 (upper 4 threshold 0
[lola][I] FINISHED task # 57 (type FNDP) for UtilityControlRoom-PT-Z4T4N04-UpperBounds-07
[lola][I] tried executions : 1
[lola][I] time used : 0
[lola][W] CANCELED task # 59 (type EXCL) for UtilityControlRoom-PT-Z4T4N04-UpperBounds-07 (obsolete)
[lola][I] LAUNCH task # 68 (type EXCL) for 39 UtilityControlRoom-PT-Z4T4N04-UpperBounds-13
[lola][I] time limit : 300 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 63 (type FNDP) for 0 UtilityControlRoom-PT-Z4T4N04-UpperBounds-00
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] Structural@Findpath: 4 (upper 4 threshold 0
[lola][I] FINISHED task # 63 (type FNDP) for UtilityControlRoom-PT-Z4T4N04-UpperBounds-00
[lola][I] tried executions : 1
[lola][I] time used : 0
[lola][I] LAUNCH task # 66 (type FNDP) for 39 UtilityControlRoom-PT-Z4T4N04-UpperBounds-13
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] Structural Bound for (Finished_0 + Finished_1 + Finished_2 + Finished_3 <= 0) is 4
[lola][I] FINISHED task # 68 (type EXCL) for UtilityControlRoom-PT-Z4T4N04-UpperBounds-13
[lola][I] markings : 2
[lola][I] fired transitions : 1
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][W] CANCELED task # 66 (type FNDP) for UtilityControlRoom-PT-Z4T4N04-UpperBounds-13 (obsolete)
[lola][I] LAUNCH task # 71 (type EXCL) for 9 UtilityControlRoom-PT-Z4T4N04-UpperBounds-03
[lola][I] time limit : 360 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 69 (type FNDP) for 9 UtilityControlRoom-PT-Z4T4N04-UpperBounds-03
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] Structural Bound for (Finished_3 <= 0) is 1
[lola][I] Structural Bound for (StartSecuring_2_0 <= 0) is 1
[lola][I] Structural@Findpath: 1 (upper 1 threshold 0
[lola][I] FINISHED task # 66 (type FNDP) for UtilityControlRoom-PT-Z4T4N04-UpperBounds-13
[lola][I] tried executions : 1
[lola][I] time used : 0
[lola][I] Structural Bound for (ClientsWaiting_2 <= 0) is 1
[lola][I] Structural@Findpath: 4 (upper 4 threshold 0
[lola][I] FINISHED task # 60 (type FNDP) for UtilityControlRoom-PT-Z4T4N04-UpperBounds-01
[lola][I] tried executions : 1
[lola][I] time used : 0
[lola][I] Structural@Findpath: 4 (upper 4 threshold 0
[lola][I] Structural@Findpath: 4 (upper 4 threshold 0
[lola][I] FINISHED task # 48 (type FNDP) for UtilityControlRoom-PT-Z4T4N04-UpperBounds-02
[lola][I] tried executions : 1
[lola][I] time used : 0
[lola][I] FINISHED task # 51 (type FNDP) for UtilityControlRoom-PT-Z4T4N04-UpperBounds-06
[lola][I] tried executions : 1
[lola][I] time used : 0
[lola][W] CANCELED task # 61 (type EQUN) for UtilityControlRoom-PT-Z4T4N04-UpperBounds-01 (obsolete)
[lola][I] LAUNCH task # 75 (type FNDP) for 30 UtilityControlRoom-PT-Z4T4N04-UpperBounds-10
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 76 (type EQUN) for 30 UtilityControlRoom-PT-Z4T4N04-UpperBounds-10
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] Structural Bound for (Idles <= 0) is 4
[lola][I] Structural@Findpath: 1 (upper 1 threshold 0
[lola][I] FINISHED task # 75 (type FNDP) for UtilityControlRoom-PT-Z4T4N04-UpperBounds-10
[lola][I] tried executions : 1
[lola][I] time used : 0
[lola][W] CANCELED task # 76 (type EQUN) for UtilityControlRoom-PT-Z4T4N04-UpperBounds-10 (obsolete)
[lola][I] LAUNCH task # 72 (type FNDP) for 42 UtilityControlRoom-PT-Z4T4N04-UpperBounds-14
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] Structural Bound for (Clients_0 + Clients_1 + Clients_2 + Clients_3 <= 0) is 4
[lola][I] LAUNCH task # 73 (type EQUN) for 42 UtilityControlRoom-PT-Z4T4N04-UpperBounds-14
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] Structural Bound for (Clients_3 <= 0) is 1
[lola][I] FINISHED task # 71 (type EXCL) for UtilityControlRoom-PT-Z4T4N04-UpperBounds-03
[lola][I] markings : 48
[lola][I] fired transitions : 59
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][W] CANCELED task # 69 (type FNDP) for UtilityControlRoom-PT-Z4T4N04-UpperBounds-03 (obsolete)
[lola][I] LAUNCH task # 83 (type EXCL) for 36 UtilityControlRoom-PT-Z4T4N04-UpperBounds-12
[lola][I] time limit : 514 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 84 (type FNDP) for 12 UtilityControlRoom-PT-Z4T4N04-UpperBounds-04
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 405 Segmentation fault $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z4T4N04"
export BK_EXAMINATION="UpperBounds"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is UtilityControlRoom-PT-Z4T4N04, examination is UpperBounds"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r445-smll-171701112100253"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z4T4N04.tgz
mv UtilityControlRoom-PT-Z4T4N04 execution
cd execution
if [ "UpperBounds" = "ReachabilityDeadlock" ] || [ "UpperBounds" = "UpperBounds" ] || [ "UpperBounds" = "QuasiLiveness" ] || [ "UpperBounds" = "StableMarking" ] || [ "UpperBounds" = "Liveness" ] || [ "UpperBounds" = "OneSafe" ] || [ "UpperBounds" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "UpperBounds" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "UpperBounds" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "UpperBounds.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property UpperBounds.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "UpperBounds.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' UpperBounds.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "UpperBounds" = "ReachabilityDeadlock" ] || [ "UpperBounds" = "QuasiLiveness" ] || [ "UpperBounds" = "StableMarking" ] || [ "UpperBounds" = "Liveness" ] || [ "UpperBounds" = "OneSafe" ] ; then
echo "FORMULA_NAME UpperBounds"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;