MCC'2024- Execution of r445-smll-171701112100235

About the Execution of LoLA for UtilityControlRoom-PT-Z4T3N10

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
7817.972	3600000.00	390966.00	9283.20	?F???F??TT???TT?	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r445-smll-171701112100235.qcow2', fmt=qcow2
Waiting for the VM to be ready (probing ssh)
..............................................................................
........................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is UtilityControlRoom-PT-Z4T3N10, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r445-smll-171701112100235
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.5M
-rw-r--r-- 1 mcc users 38K Apr 13 05:20 CTLCardinality.txt
-rw-r--r-- 1 mcc users 177K Apr 13 05:20 CTLCardinality.xml
-rw-r--r-- 1 mcc users 78K Apr 13 05:15 CTLFireability.txt
-rw-r--r-- 1 mcc users 295K Apr 13 05:15 CTLFireability.xml
-rw-r--r-- 1 mcc users 30K Apr 23 08:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 101K Apr 23 08:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 43K Apr 23 08:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 129K Apr 23 08:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 110K Apr 13 05:33 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 507K Apr 13 05:33 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 121K Apr 13 05:29 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 475K Apr 13 05:29 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 4.2K Apr 23 08:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 9.0K Apr 23 08:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 8 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 319K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-LTLCardinality-01
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-LTLCardinality-05
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-LTLCardinality-08
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-LTLCardinality-09
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-LTLCardinality-13
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-LTLCardinality-14
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1717111839191

FORMULA UtilityControlRoom-PT-Z4T3N10-LTLCardinality-13 TRUE TECHNIQUES
FORMULA UtilityControlRoom-PT-Z4T3N10-LTLCardinality-14 TRUE
FORMULA UtilityControlRoom-PT-Z4T3N10-LTLCardinality-01 FALSE
FORMULA UtilityControlRoom-PT-Z4T3N10-LTLCardinality-08 TRUE
FORMULA UtilityControlRoom-PT-Z4T3N10-LTLCardinality-09 TRUE
FORMULA UtilityControlRoom-PT-Z4T3N10-LTLCardinality-05 FALSE

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimi
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 44 (type CNST) for 43 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 47 (type CNST) for 46 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 44 (type CNST) for UtilityControlRoom-PT-
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 47 (type CNST) for UtilityControlRoom-PT-
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 56 (type SKEL/FNDP) for 19 UtilityControlRo
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 57 (type SKEL/EQUN) for 19 UtilityControlRo
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type SKEL/SRCH) for 19 UtilityControlRo
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 52 (type SKEL/SRCH) for 16 UtilityControlRo
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type SKEL/SRCH) for UtilityControlRoo
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 56 (type FNDP) for UtilityControlRoom-PT-
[[35mlola[0m][W] CANCELED task # 57 (type EQUN) for UtilityControlRoom-PT-
[[35mlola[0m][I] LAUNCH task # 6 (type EXCL) for 3 UtilityControlRoom-PT-Z
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 54 (type SKEL/SRCH) for 28 UtilityControlRo
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 60 (type FNDP) for 19 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 6 (type EXCL) for UtilityControlRoom-PT-Z
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 49
[[35mlola[0m][I] fired transitions : 49
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type SKEL/SRCH) for UtilityControlRoo
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 15
[[35mlola[0m][I] fired transitions : 14
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 61 (type EQUN) for 19 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 52 (type SKEL/SRCH) for UtilityControlRoo
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 33
[[35mlola[0m][I] fired transitions : 33
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for UtilityControlRoom-PT-
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 21
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 57 (type SKEL/EQUN) for UtilityControlRoo
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 56 (type SKEL/FNDP) for UtilityControlRoo
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 60 (type FNDP) for UtilityControlRoom-PT-
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 61 (type EQUN) for UtilityControlRoom-PT-
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 61 (type EQUN) for UtilityControlRoom-PT-
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 5/359 6/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 7 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 10/359 11/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 15/359 15/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 20/359 19/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 25/359 23/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 30/359 27/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 35/359 31/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 40/359 35/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 45/359 39/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 50/359 43/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 55/359 47/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 60/359 51/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 65/359 54/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 70/359 59/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 75/359 62/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 80/359 66/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 85/359 70/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 90/359 73/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 95/359 77/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 100/359 81/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 105/359 84/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 110/359 87/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 115/359 91/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 120/359 94/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 125/359 98/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 130/359 101/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 135/359 105/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 140/359 108/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 145/359 111/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 150/359 115/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 155/359 118/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 160/359 122/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 165/359 125/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 170/359 129/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 175/359 132/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 180/359 136/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 185/359 139/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 190/359 142/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 195/359 146/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 200/359 149/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 205/359 152/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 210/359 156/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 215/359 159/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 220/359 163/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 225/359 166/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 230/359 170/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 235/359 173/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 240/359 177/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 245/359 180/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 250/359 183/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 255/359 187/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 260/359 190/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 265/359 194/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 270/359 197/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 275/359 200/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 280/359 204/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 285/359 207/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 290/359 210/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 295/359 214/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 300/359 217/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 305/359 220/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 310/359 223/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 315/359 226/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 320/359 229/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 325/359 232/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 330/359 235/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 335/359 238/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 340/359 241/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 345/359 244/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 350/359 247/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 14 LTL EXCL 355/359 250/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 14 (type EXCL) for UtilityControlRoom-PT-
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 3238 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for UtilityControlRoom-PT-
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 78
[[35mlola[0m][I] fired transitions : 78
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 14 (type EXCL) for UtilityControlRoom-PT-
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 404 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for UtilityControlRoom-PT-
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 21
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 461 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for UtilityControlRoom-PT-
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 55
[[35mlola[0m][I] fired transitions : 55
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 538 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for UtilityControlRoom-PT-
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 55
[[35mlola[0m][I] fired transitions : 55
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 646 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for UtilityControlRoom-PT-
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 93
[[35mlola[0m][I] fired transitions : 93
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-PT-Z
[[35mlola[0m][I] time limit : 808 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for UtilityControlRoom-PT-Z
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 173
[[35mlola[0m][I] fired transitions : 227
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 1077 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for UtilityControlRoom-PT-
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 33
[[35mlola[0m][I] fired transitions : 34
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 1616 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for UtilityControlRoom-PT-
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 49
[[35mlola[0m][I] fired transitions : 50
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 3233 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for UtilityControlRoom-PT-
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 43
[[35mlola[0m][I] fired transitions : 45
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1307 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1312 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1317 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1322 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1332 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1337 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1342 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1347 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1352 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1357 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1362 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1367 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1372 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1377 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1382 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1387 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1392 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1397 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1402 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1407 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1412 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1417 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1422 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1427 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1432 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1437 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1442 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1447 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1452 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1457 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1462 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1467 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1472 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1477 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1482 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1487 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1492 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1497 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1502 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1507 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1512 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1517 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1522 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1527 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1532 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1537 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1542 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1547 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1552 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1557 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1562 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1567 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1572 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1577 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1582 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1587 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1592 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1597 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1602 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1607 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1612 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1617 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1622 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-05:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-07:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-11:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-13: INITIAL
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-14: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]

========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16 .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT t[0m) default[0m .xml[0m -Z4T3N10-LTLCardinality-13 -Z4T3N10-LTLCardinality-14 Z4T3N10-LTLCardinality-13 Z4T3N10-LTLCardinality-14 om-PT-Z4T3N10-LTLCardinality-05 om-PT-Z4T3N10-LTLCardinality-05 om-PT-Z4T3N10-LTLCardinality-05 om-PT-Z4T3N10-LTLCardinality-04 m-PT-Z4T3N10-LTLCardinality-05 Z4T3N10-LTLCardinality-05 (obsolete) Z4T3N10-LTLCardinality-05 (obsolete) 4T3N10-LTLCardinality-01 om-PT-Z4T3N10-LTLCardinality-08 -Z4T3N10-LTLCardinality-05 4T3N10-LTLCardinality-01 -Z4T3N10-LTLCardinality-09 m-PT-Z4T3N10-LTLCardinality-08 -Z4T3N10-LTLCardinality-05 m-PT-Z4T3N10-LTLCardinality-04 Z4T3N10-LTLCardinality-09 -Z4T3N10-LTLCardinality-03 m-PT-Z4T3N10-LTLCardinality-05 m-PT-Z4T3N10-LTLCardinality-05 Z4T3N10-LTLCardinality-05 Z4T3N10-LTLCardinality-05 (obsolete) Z4T3N10-LTLCardinality-05 VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 526879 m, 105375 m/sec, 1221309 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 1049945 m, 104613 m/sec, 2459372 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 1547041 m, 99419 m/sec, 3611786 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 1993321 m, 89256 m/sec, 4738184 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 2493135 m, 99962 m/sec, 5886304 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 2936072 m, 88587 m/sec, 6986184 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 3407266 m, 94238 m/sec, 8093982 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 3861145 m, 90775 m/sec, 9199231 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 4305021 m, 88775 m/sec, 10317007 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 4759657 m, 90927 m/sec, 11439786 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 5194208 m, 86910 m/sec, 12529092 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 5639002 m, 88958 m/sec, 13622262 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 6082171 m, 88633 m/sec, 14731552 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 6540175 m, 91600 m/sec, 15866079 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 6949523 m, 81869 m/sec, 16930857 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 7362467 m, 82588 m/sec, 18005676 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 7787481 m, 85002 m/sec, 19099291 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 8184498 m, 79403 m/sec, 20142326 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 8583487 m, 79797 m/sec, 21189359 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 8972033 m, 77709 m/sec, 22226797 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 9357054 m, 77004 m/sec, 23229304 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 9753127 m, 79214 m/sec, 24269585 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 10160825 m, 81539 m/sec, 25325826 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 10556346 m, 79104 m/sec, 26363737 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 10932437 m, 75218 m/sec, 27379444 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 11327424 m, 78997 m/sec, 28418740 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 11712140 m, 76943 m/sec, 29451194 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 12093646 m, 76301 m/sec, 30470140 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 12471904 m, 75651 m/sec, 31499362 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 12877877 m, 81194 m/sec, 32575094 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 13273853 m, 79195 m/sec, 33624776 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 13659850 m, 77199 m/sec, 34661597 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 14049891 m, 78008 m/sec, 35698106 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 14432803 m, 76582 m/sec, 36724396 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 14826797 m, 78798 m/sec, 37779390 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 15210876 m, 76815 m/sec, 38803393 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 15600047 m, 77834 m/sec, 39845797 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 15998069 m, 79604 m/sec, 40899981 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 16377067 m, 75799 m/sec, 41923729 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 16745887 m, 73764 m/sec, 42934170 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 17123186 m, 75459 m/sec, 43958820 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 17504997 m, 76362 m/sec, 45000021 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 17907739 m, 80548 m/sec, 46052079 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 18310719 m, 80596 m/sec, 47135477 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 18698379 m, 77532 m/sec, 48186532 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 19092985 m, 78921 m/sec, 49252247 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 19483789 m, 78160 m/sec, 50305389 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 19871987 m, 77639 m/sec, 51362070 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 20256659 m, 76934 m/sec, 52417262 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 20643937 m, 77455 m/sec, 53479219 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 21025939 m, 76400 m/sec, 54522104 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 21414314 m, 77675 m/sec, 55559077 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 21809631 m, 79063 m/sec, 56637954 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 22186249 m, 75323 m/sec, 57678304 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 22561435 m, 75037 m/sec, 58715328 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 22938949 m, 75502 m/sec, 59746174 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 23317512 m, 75712 m/sec, 60794016 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 23702363 m, 76970 m/sec, 61849312 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 24077390 m, 75005 m/sec, 62876077 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 24413985 m, 67319 m/sec, 63814879 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 24746514 m, 66505 m/sec, 64744158 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 25089024 m, 68502 m/sec, 65685527 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 25436690 m, 69533 m/sec, 66639078 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 25784501 m, 69562 m/sec, 67584423 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 26133102 m, 69720 m/sec, 68543909 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 26479225 m, 69224 m/sec, 69521287 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 26824847 m, 69124 m/sec, 70484832 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 27167209 m, 68472 m/sec, 71440442 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 27509520 m, 68462 m/sec, 72398265 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 27851466 m, 68389 m/sec, 73351023 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z4T3N10-LTLCardinality-03 28172385 m, 64183 m/sec, 74243496 t fired, . Z4T3N10-LTLCardinality-03 (local timeout) VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 0 0 1 1 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m -Z4T3N10-LTLCardinality-12 -Z4T3N10-LTLCardinality-03 Z4T3N10-LTLCardinality-12 Z4T3N10-LTLCardinality-03 (memory limit exceeded) VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m -Z4T3N10-LTLCardinality-11 Z4T3N10-LTLCardinality-11 -Z4T3N10-LTLCardinality-07 Z4T3N10-LTLCardinality-07 -Z4T3N10-LTLCardinality-04 Z4T3N10-LTLCardinality-04 -Z4T3N10-LTLCardinality-02 Z4T3N10-LTLCardinality-02 4T3N10-LTLCardinality-00 4T3N10-LTLCardinality-00 -Z4T3N10-LTLCardinality-10 Z4T3N10-LTLCardinality-10 -Z4T3N10-LTLCardinality-15 Z4T3N10-LTLCardinality-15 -Z4T3N10-LTLCardinality-06 Z4T3N10-LTLCardinality-06 VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true skeleton: LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m true preprocessing[0m true preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z4T3N10"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is UtilityControlRoom-PT-Z4T3N10, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r445-smll-171701112100235"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z4T3N10.tgz
mv UtilityControlRoom-PT-Z4T3N10 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;