About the Execution of LoLA for UtilityControlRoom-PT-Z4T3N08
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 15234.052 | 3600000.00 | 1369468.00 | 9558.60 | ?TF??????T???F?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r445-smll-171701112100225.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is UtilityControlRoom-PT-Z4T3N08, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r445-smll-171701112100225
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.4M
-rw-r--r-- 1 mcc users 35K Apr 13 05:51 CTLCardinality.txt
-rw-r--r-- 1 mcc users 166K Apr 13 05:51 CTLCardinality.xml
-rw-r--r-- 1 mcc users 104K Apr 13 05:46 CTLFireability.txt
-rw-r--r-- 1 mcc users 385K Apr 13 05:46 CTLFireability.xml
-rw-r--r-- 1 mcc users 21K Apr 23 08:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 72K Apr 23 08:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 41K Apr 23 08:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 123K Apr 23 08:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 76K Apr 13 06:05 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 368K Apr 13 06:05 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 142K Apr 13 06:01 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 541K Apr 13 06:01 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 5.7K Apr 23 08:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 13K Apr 23 08:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 8 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 255K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717104959081
FORMULA UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 28 (type CNST) for 27 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 28 (type CNST) for UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 6 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 51 (type EQUN) for 6 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type CNST) for 39 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][W] CANCELED task # 51 (type EQUN) for UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02 (obsolete)
[[35mlola[0m][I] FINISHED task # 40 (type CNST) for UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 51 (type EQUN) for UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 5/299 4/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 711496 m, 142299 m/sec, 776257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 9 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 10/299 8/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 1646554 m, 187011 m/sec, 1796203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 14 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 15/299 12/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 2564302 m, 183549 m/sec, 2826138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 19 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 20/299 16/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 3461478 m, 179435 m/sec, 3871762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 24 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 25/299 20/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 4347240 m, 177152 m/sec, 4874166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 30/299 24/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 5237729 m, 178097 m/sec, 5872150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 35/299 28/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 6091630 m, 170780 m/sec, 6917949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 40/299 32/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 6962530 m, 174180 m/sec, 7924298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 45/299 35/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 7828864 m, 173266 m/sec, 8927901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 50/299 39/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 8668058 m, 167838 m/sec, 9977228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 55/299 43/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 9517852 m, 169958 m/sec, 10981119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 60/299 47/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 10354953 m, 167420 m/sec, 11983464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 65/299 50/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 11184412 m, 165891 m/sec, 13001820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 70/299 54/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 11994399 m, 161997 m/sec, 14028906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 75/299 58/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 12814198 m, 163959 m/sec, 15022493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 80/299 61/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 13623069 m, 161774 m/sec, 16025844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 85/299 65/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 14466747 m, 168735 m/sec, 17083665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 90/299 69/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 15399468 m, 186544 m/sec, 18130171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 95/299 73/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 16299811 m, 180068 m/sec, 19193038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 100/299 77/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 17169251 m, 173888 m/sec, 20219692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 105/299 81/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 18032507 m, 172651 m/sec, 21224170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 110/299 85/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 18858879 m, 165274 m/sec, 22264776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 115/299 88/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 19690509 m, 166326 m/sec, 23265264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 120/299 92/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 20508254 m, 163549 m/sec, 24257511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 125/299 96/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 21304662 m, 159281 m/sec, 25302652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 130/299 99/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 22115735 m, 162214 m/sec, 26306465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 135/299 103/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 22902669 m, 157386 m/sec, 27342751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 140/299 106/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 23691945 m, 157855 m/sec, 28372586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 145/299 110/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05 24477915 m, 157194 m/sec, 29393324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 25000070
[[35mlola[0m][I] fired transitions : 30156334
[[35mlola[0m][I] time used : 148
[[35mlola[0m][I] memory pages used : 112
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 313 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 40
[[35mlola[0m][I] fired transitions : 40
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 344 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 2/344 2/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14 242410 m, 48482 m/sec, 414359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 7/344 7/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14 1043056 m, 160129 m/sec, 1847906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 12/344 12/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14 1789446 m, 149278 m/sec, 3202439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 17/344 16/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14 2506075 m, 143325 m/sec, 4504900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 22/344 20/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14 3202345 m, 139254 m/sec, 5776781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 27/344 25/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14 3884477 m, 136426 m/sec, 7028380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 32/344 28/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14 4556007 m, 134306 m/sec, 8267432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 37/344 32/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14 5206551 m, 130108 m/sec, 9474585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 42/344 36/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14 5852840 m, 129257 m/sec, 10669465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 47/344 40/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14 6490394 m, 127510 m/sec, 11853166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 52/344 42/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14 6918881 m, 85697 m/sec, 12648855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6921908
[[35mlola[0m][I] fired transitions : 12652646
[[35mlola[0m][I] time used : 52
[[35mlola[0m][I] memory pages used : 42
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 377 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3472
[[35mlola[0m][I] fired transitions : 10430
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 424 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 375
[[35mlola[0m][I] fired transitions : 830
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 485 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 40
[[35mlola[0m][I] fired transitions : 81
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 566 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 40
[[35mlola[0m][I] fired transitions : 40
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 679 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 221
[[35mlola[0m][I] fired transitions : 228
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 849 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 1132 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 5/1132 4/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 506813 m, 101362 m/sec, 1474281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 10/1132 7/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 1051061 m, 108849 m/sec, 3112190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 15/1132 10/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 1565242 m, 102836 m/sec, 4698632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 20/1132 13/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 2058877 m, 98727 m/sec, 6254811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 25/1132 16/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 2545737 m, 97372 m/sec, 7802388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 30/1132 19/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 3027574 m, 96367 m/sec, 9337579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 35/1132 22/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 3505979 m, 95681 m/sec, 10853722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 40/1132 25/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 3987821 m, 96368 m/sec, 12370016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 45/1132 28/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 4452346 m, 92905 m/sec, 13857399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 50/1132 30/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 4917431 m, 93017 m/sec, 15326445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 55/1132 33/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 5375186 m, 91551 m/sec, 16794850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 60/1132 36/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 5825991 m, 90161 m/sec, 18244454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 65/1132 38/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 6272315 m, 89264 m/sec, 19689259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 70/1132 41/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 6714310 m, 88399 m/sec, 21120998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 75/1132 44/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 7155416 m, 88221 m/sec, 22546118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 80/1132 46/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 7594456 m, 87808 m/sec, 23967350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 85/1132 49/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 8030731 m, 87255 m/sec, 25379101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 90/1132 51/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 8463684 m, 86590 m/sec, 26770694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 95/1132 54/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 8904347 m, 88132 m/sec, 28182279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 100/1132 56/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 9332910 m, 85712 m/sec, 29559949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 105/1132 59/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 9760031 m, 85424 m/sec, 30940615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 110/1132 61/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 10187401 m, 85474 m/sec, 32336699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 115/1132 64/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 10606868 m, 83893 m/sec, 33705281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 120/1132 66/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 11027030 m, 84032 m/sec, 35071287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 125/1132 69/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 11448344 m, 84262 m/sec, 36436693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 130/1132 71/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 11870135 m, 84358 m/sec, 37792048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 135/1132 74/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 12291830 m, 84339 m/sec, 39162234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 140/1132 76/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 12713817 m, 84397 m/sec, 40533163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 145/1132 78/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 13128489 m, 82934 m/sec, 41882667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 150/1132 80/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 13483365 m, 70975 m/sec, 43033650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 155/1132 83/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 13854252 m, 74177 m/sec, 44241491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 160/1132 85/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 14245099 m, 78169 m/sec, 45501295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 165/1132 87/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 14664014 m, 83783 m/sec, 46843914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 170/1132 90/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 15076873 m, 82571 m/sec, 48183109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 175/1132 92/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 15481665 m, 80958 m/sec, 49498499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 180/1132 94/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 15880091 m, 79685 m/sec, 50793122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 185/1132 96/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 16276890 m, 79359 m/sec, 52088368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 190/1132 99/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 16671519 m, 78925 m/sec, 53376913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 195/1132 101/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 17063637 m, 78423 m/sec, 54669185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 200/1132 103/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 17459251 m, 79122 m/sec, 55960800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 205/1132 106/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 17862046 m, 80559 m/sec, 57265584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 210/1132 108/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 18254711 m, 78533 m/sec, 58553957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 215/1132 110/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 18648678 m, 78793 m/sec, 59841182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 220/1132 112/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 19053456 m, 80955 m/sec, 61146637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 225/1132 115/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 19447219 m, 78752 m/sec, 62430022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 230/1132 117/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 19838748 m, 78305 m/sec, 63700882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 235/1132 119/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 20224510 m, 77152 m/sec, 64964265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 240/1132 121/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 20619259 m, 78949 m/sec, 66240355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 245/1132 123/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 21016139 m, 79376 m/sec, 67513236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 250/1132 126/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 21409664 m, 78705 m/sec, 68788785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 255/1132 128/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 21796629 m, 77393 m/sec, 70051149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 260/1132 130/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 22178794 m, 76433 m/sec, 71307742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 265/1132 132/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 22562331 m, 76707 m/sec, 72566851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 270/1132 134/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 22943527 m, 76239 m/sec, 73818016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 275/1132 137/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 23324689 m, 76232 m/sec, 75058573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 280/1132 139/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 23702903 m, 75642 m/sec, 76302805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 285/1132 141/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 24085686 m, 76556 m/sec, 77547157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 290/1132 143/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 24464057 m, 75674 m/sec, 78783329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 295/1132 145/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 24841683 m, 75525 m/sec, 80024138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 300/1132 147/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 25223594 m, 76382 m/sec, 81264828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 305/1132 149/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 25598081 m, 74897 m/sec, 82495863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 310/1132 152/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 25975159 m, 75415 m/sec, 83734452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 315/1132 154/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 26347365 m, 74441 m/sec, 84959521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 320/1132 156/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 26717928 m, 74112 m/sec, 86187078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 325/1132 158/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 27097398 m, 75894 m/sec, 87417217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 330/1132 160/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 27470254 m, 74571 m/sec, 88645288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 335/1132 162/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 27834989 m, 72947 m/sec, 89848102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 340/1132 164/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 28213944 m, 75791 m/sec, 91082146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 345/1132 166/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 28581819 m, 73575 m/sec, 92295936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 549 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 350/1132 168/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 28949573 m, 73550 m/sec, 93501242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 554 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 355/1132 171/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 29317543 m, 73594 m/sec, 94706629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 559 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 360/1132 173/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 29678954 m, 72282 m/sec, 95905247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 564 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 365/1132 175/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 30044608 m, 73130 m/sec, 97107517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 569 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 370/1132 177/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 30406064 m, 72291 m/sec, 98297877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 574 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 375/1132 179/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 30768398 m, 72466 m/sec, 99494610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 579 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 380/1132 181/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 31141375 m, 74595 m/sec, 100702201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 584 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 385/1132 183/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 31507830 m, 73291 m/sec, 101904960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 589 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 390/1132 185/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 31872430 m, 72920 m/sec, 103099461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 594 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 395/1132 187/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 32237746 m, 73063 m/sec, 104302483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 599 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 400/1132 189/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 32605806 m, 73612 m/sec, 105504372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 604 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 405/1132 191/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 32971577 m, 73154 m/sec, 106714094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 609 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 410/1132 193/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 33329591 m, 71602 m/sec, 107893237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 614 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 415/1132 195/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 33689534 m, 71988 m/sec, 109069823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 619 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 420/1132 197/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 34058120 m, 73717 m/sec, 110264176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 624 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 425/1132 199/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 34410780 m, 70532 m/sec, 111431940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 629 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 430/1132 201/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 34762259 m, 70295 m/sec, 112596014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 634 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 435/1132 203/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 35126386 m, 72825 m/sec, 113782580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 639 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 440/1132 205/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 35479931 m, 70709 m/sec, 114948149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 644 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 445/1132 207/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 35837092 m, 71432 m/sec, 116096775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 649 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 450/1132 209/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 36195070 m, 71595 m/sec, 117269977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 654 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 455/1132 211/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 36569905 m, 74967 m/sec, 118487335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 659 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 460/1132 213/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 36931970 m, 72413 m/sec, 119667196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 664 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 465/1132 215/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 37295188 m, 72643 m/sec, 120852438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 669 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 470/1132 217/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 37656632 m, 72288 m/sec, 122044348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 674 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 475/1132 219/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 38023694 m, 73412 m/sec, 123242137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 679 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 480/1132 221/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 38376665 m, 70594 m/sec, 124415119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 684 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 485/1132 223/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 38728699 m, 70406 m/sec, 125571249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 689 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 490/1132 225/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 39085739 m, 71408 m/sec, 126750199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 694 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 495/1132 227/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 39438712 m, 70594 m/sec, 127915419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 699 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 500/1132 229/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 39790842 m, 70426 m/sec, 129071955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 704 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 505/1132 231/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 40138902 m, 69612 m/sec, 130223338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 709 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 510/1132 233/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 40487467 m, 69713 m/sec, 131364741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 714 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 515/1132 235/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 40835826 m, 69671 m/sec, 132505423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 719 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 520/1132 237/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 41183042 m, 69443 m/sec, 133657101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 724 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 525/1132 239/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 41529131 m, 69217 m/sec, 134805983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 729 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 530/1132 241/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 41874793 m, 69132 m/sec, 135949497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 734 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 535/1132 243/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 42226294 m, 70300 m/sec, 137103075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 739 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 540/1132 245/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 42579887 m, 70718 m/sec, 138255918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 744 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 545/1132 247/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 42923843 m, 68791 m/sec, 139387437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 749 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 550/1132 249/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 43271793 m, 69590 m/sec, 140543733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 754 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 555/1132 251/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 43622705 m, 70182 m/sec, 141698877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 759 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 560/1132 253/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 43965680 m, 68595 m/sec, 142810086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 764 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 565/1132 254/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 44312213 m, 69306 m/sec, 143959442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 769 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 570/1132 256/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 44655937 m, 68744 m/sec, 145093897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 774 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 575/1132 258/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 44994955 m, 67803 m/sec, 146222536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 779 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 580/1132 260/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 45335277 m, 68064 m/sec, 147341034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 784 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 585/1132 262/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 45681367 m, 69218 m/sec, 148482021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 789 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 590/1132 264/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 46026517 m, 69030 m/sec, 149624194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 794 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 595/1132 266/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 46366812 m, 68059 m/sec, 150747969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 799 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 600/1132 268/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 46702627 m, 67163 m/sec, 151859680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 804 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 605/1132 270/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 47041289 m, 67732 m/sec, 152974540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 809 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 610/1132 272/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 47378187 m, 67379 m/sec, 154093548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 814 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 615/1132 273/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 47695146 m, 63391 m/sec, 155132612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 819 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 620/1132 275/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 48002757 m, 61522 m/sec, 156152550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 824 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 625/1132 277/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 48336989 m, 66846 m/sec, 157268063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 829 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 630/1132 279/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 48673444 m, 67291 m/sec, 158385402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 834 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 635/1132 281/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 49016850 m, 68681 m/sec, 159506392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 839 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 640/1132 283/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 49347909 m, 66211 m/sec, 160606369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 844 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 645/1132 284/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 49676057 m, 65629 m/sec, 161693864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 849 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 650/1132 286/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 50007932 m, 66375 m/sec, 162794615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 854 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 655/1132 288/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 50300587 m, 58531 m/sec, 163762489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 859 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 660/1132 290/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 50618731 m, 63628 m/sec, 164809409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 864 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 665/1132 291/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 50951952 m, 66644 m/sec, 165917253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 869 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 670/1132 293/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 51293359 m, 68281 m/sec, 167041741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 874 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 675/1132 295/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 51625898 m, 66507 m/sec, 168145118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 879 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 680/1132 297/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 51963995 m, 67619 m/sec, 169256509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 884 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 685/1132 299/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 52308436 m, 68888 m/sec, 170386374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 889 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 690/1132 301/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 52644064 m, 67125 m/sec, 171499164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 894 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 695/1132 303/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 52954509 m, 62089 m/sec, 172532166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 899 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 700/1132 304/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 53290106 m, 67119 m/sec, 173632500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 904 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 705/1132 306/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 53622058 m, 66390 m/sec, 174731228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 909 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 710/1132 308/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 53952742 m, 66136 m/sec, 175827399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 914 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 715/1132 310/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 54278602 m, 65172 m/sec, 176908440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 919 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 720/1132 312/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 54619709 m, 68221 m/sec, 178025252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 924 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 725/1132 314/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 54963296 m, 68717 m/sec, 179150086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 929 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 730/1132 316/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 55294735 m, 66287 m/sec, 180246426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 934 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 735/1132 317/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 55624946 m, 66042 m/sec, 181341732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 939 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 740/1132 319/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 55953719 m, 65754 m/sec, 182432830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 944 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 745/1132 321/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 56287539 m, 66764 m/sec, 183538866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 949 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 750/1132 323/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 56612971 m, 65086 m/sec, 184620883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 954 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 755/1132 325/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 56937113 m, 64828 m/sec, 185705909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 959 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 760/1132 326/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 57261671 m, 64911 m/sec, 186789367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 964 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 765/1132 328/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 57591160 m, 65897 m/sec, 187875588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 969 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 770/1132 330/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 57919303 m, 65628 m/sec, 188963509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 974 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 775/1132 332/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 58243218 m, 64783 m/sec, 190040879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 979 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 780/1132 334/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 58573546 m, 66065 m/sec, 191128847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 984 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 785/1132 336/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 58900578 m, 65406 m/sec, 192212674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 989 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 790/1132 337/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 59221134 m, 64111 m/sec, 193279454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 994 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 795/1132 339/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 59546283 m, 65029 m/sec, 194361123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 999 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 800/1132 341/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 59875588 m, 65861 m/sec, 195449975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1004 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 805/1132 343/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 60203106 m, 65503 m/sec, 196530217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1009 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 810/1132 345/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 60524972 m, 64373 m/sec, 197603189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1014 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 815/1132 346/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 60849853 m, 64976 m/sec, 198678249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1019 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 820/1132 348/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 61179521 m, 65933 m/sec, 199760759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1024 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 825/1132 350/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 61502561 m, 64608 m/sec, 200828999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1029 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 830/1132 352/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 61821613 m, 63810 m/sec, 201890716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1034 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 835/1132 353/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 62148119 m, 65301 m/sec, 202968040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1039 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 840/1132 355/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 62469891 m, 64354 m/sec, 204025585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1044 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 845/1132 357/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 62785385 m, 63098 m/sec, 205002823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1049 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 850/1132 359/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 63109515 m, 64826 m/sec, 206059996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1054 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 855/1132 360/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 63428093 m, 63715 m/sec, 207118779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1059 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 860/1132 362/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 63751483 m, 64678 m/sec, 208181933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1064 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 865/1132 364/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 64077793 m, 65262 m/sec, 209259224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1069 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 870/1132 366/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 64404671 m, 65375 m/sec, 210342024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1074 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 875/1132 368/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 64728703 m, 64806 m/sec, 211422215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1079 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 880/1132 369/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 65060745 m, 66408 m/sec, 212515636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1084 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 885/1132 371/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 65383934 m, 64637 m/sec, 213595321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1089 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 890/1132 373/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 65710416 m, 65296 m/sec, 214670809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1094 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 895/1132 375/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 66035919 m, 65100 m/sec, 215749448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1099 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 900/1132 377/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 66356366 m, 64089 m/sec, 216804167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1104 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 905/1132 378/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 66677519 m, 64230 m/sec, 217874123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1109 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 910/1132 380/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 66990861 m, 62668 m/sec, 218924237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1114 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 915/1132 382/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 67309748 m, 63777 m/sec, 219983039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1119 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 920/1132 384/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 67626110 m, 63272 m/sec, 221032367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1124 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 925/1132 385/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 67945475 m, 63873 m/sec, 222085685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1129 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 930/1132 387/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 68268529 m, 64610 m/sec, 223156194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1134 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 935/1132 389/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 68586216 m, 63537 m/sec, 224203009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1139 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 940/1132 391/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 68911054 m, 64967 m/sec, 225252780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1144 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 945/1132 392/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 69228735 m, 63536 m/sec, 226302321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1149 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 950/1132 394/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 69541091 m, 62471 m/sec, 227343469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1154 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 955/1132 396/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 69858504 m, 63482 m/sec, 228397885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1159 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 960/1132 398/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 70175230 m, 63345 m/sec, 229450847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1164 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 965/1132 399/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 70486581 m, 62270 m/sec, 230484955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1169 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 970/1132 401/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 70808211 m, 64326 m/sec, 231542565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1174 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 975/1132 403/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 71120098 m, 62377 m/sec, 232580924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1179 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 980/1132 405/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 71434753 m, 62931 m/sec, 233629678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1184 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 985/1132 406/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 71745125 m, 62074 m/sec, 234663965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1189 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 990/1132 408/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 72048810 m, 60737 m/sec, 235681890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1194 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 995/1132 410/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 72358252 m, 61888 m/sec, 236712544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1199 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1000/1132 411/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 72669527 m, 62255 m/sec, 237744518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1204 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1005/1132 413/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 72987696 m, 63633 m/sec, 238765207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1209 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1010/1132 415/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 73303194 m, 63099 m/sec, 239810955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1214 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1015/1132 417/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 73615384 m, 62438 m/sec, 240846702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1219 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1020/1132 418/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 73927670 m, 62457 m/sec, 241884616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1224 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1025/1132 420/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 74238659 m, 62197 m/sec, 242921715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1229 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1030/1132 422/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 74552183 m, 62704 m/sec, 243956473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1234 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1035/1132 423/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 74868547 m, 63272 m/sec, 245001511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1239 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1040/1132 425/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 75183868 m, 63064 m/sec, 246047060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1244 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1045/1132 427/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 75495642 m, 62354 m/sec, 247078839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1249 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1050/1132 429/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 75808171 m, 62505 m/sec, 248106446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1254 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1055/1132 430/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 76105647 m, 59495 m/sec, 249096912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1259 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1060/1132 432/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 76412733 m, 61417 m/sec, 250123731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1264 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1065/1132 434/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 76719730 m, 61399 m/sec, 251147849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1269 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1070/1132 435/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 77032904 m, 62634 m/sec, 252178468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1274 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1075/1132 437/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 77339639 m, 61347 m/sec, 253197305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1279 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1080/1132 439/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 77652772 m, 62626 m/sec, 254233005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1284 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1085/1132 440/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 77954967 m, 60439 m/sec, 255228824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1289 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1090/1132 442/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 78265151 m, 62036 m/sec, 256264948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1294 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1095/1132 444/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 78573440 m, 61657 m/sec, 257291582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1299 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1100/1132 445/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 78875513 m, 60414 m/sec, 258272005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1304 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1105/1132 447/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 79182234 m, 61344 m/sec, 259293297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1309 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1110/1132 449/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 79494795 m, 62512 m/sec, 260325242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1314 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1115/1132 450/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 79805590 m, 62159 m/sec, 261359709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1319 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1120/1132 452/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 80113313 m, 61544 m/sec, 262382331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1324 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1125/1132 454/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 80421921 m, 61721 m/sec, 263405526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1329 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1130/1132 456/2000 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 80728580 m, 61331 m/sec, 264427381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1334 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 10 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1339 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 1130 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 2261 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 79989
[[35mlola[0m][I] fired transitions : 92624
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 5/1130 4/5 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 567963 m, -16032123 m/sec, 1662067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1344 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 10 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1349 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 2251 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 30
[[35mlola[0m][I] fired transitions : 31
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1354 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1359 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1364 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1369 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1374 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1379 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1384 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1389 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1394 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1399 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1404 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1409 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1414 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1419 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1424 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1429 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1434 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1439 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1444 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1449 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1454 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1459 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1464 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1469 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1474 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1479 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1484 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1489 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1494 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1499 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1504 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1509 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1514 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1519 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1524 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1529 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1534 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1539 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1544 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1549 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1554 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1559 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1564 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1569 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1574 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1579 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1584 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1589 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1594 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1599 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1604 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1609 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1614 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1619 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1624 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1629 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1634 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1639 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1644 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1649 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1654 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1659 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1664 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1669 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1674 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1679 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1684 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1689 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1694 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1699 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1704 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1709 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1714 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1719 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1724 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1729 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1734 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1739 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1744 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1749 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1754 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1759 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1764 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1769 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1774 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1779 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1784 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1789 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1794 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1799 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1804 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1809 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1814 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1819 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1824 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1829 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1834 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1839 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1844 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1849 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1854 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1859 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1864 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1869 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1874 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1879 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1884 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-02: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N08-CTLCardinality-2024-08: CTL false CTL model checker[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z4T3N08"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is UtilityControlRoom-PT-Z4T3N08, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r445-smll-171701112100225"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z4T3N08.tgz
mv UtilityControlRoom-PT-Z4T3N08 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;