About the Execution of LoLA for UtilityControlRoom-PT-Z4T3N06
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16208.304 | 918525.00 | 1163209.00 | 2652.50 | ?FFFTFT?T??T?FT? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r445-smll-171701112100217.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is UtilityControlRoom-PT-Z4T3N06, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r445-smll-171701112100217
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.4M
-rw-r--r-- 1 mcc users 23K Apr 13 05:13 CTLCardinality.txt
-rw-r--r-- 1 mcc users 119K Apr 13 05:13 CTLCardinality.xml
-rw-r--r-- 1 mcc users 56K Apr 13 05:09 CTLFireability.txt
-rw-r--r-- 1 mcc users 212K Apr 13 05:09 CTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 23 08:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 47K Apr 23 08:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 27K Apr 23 08:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 82K Apr 23 08:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 33K Apr 13 05:27 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 180K Apr 13 05:27 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 65K Apr 13 05:23 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 274K Apr 13 05:23 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 4.9K Apr 23 08:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 11K Apr 23 08:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 8 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 191K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717100499339
FORMULA UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717101417864
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 15 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 25 (type CNST) for 24 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 34 (type CNST) for 33 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 40 (type CNST) for 39 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 43 (type CNST) for 42 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 34 (type CNST) for UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 25 (type CNST) for UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 40 (type CNST) for UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 43 (type CNST) for UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 45 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 513 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type EQUN) for 45 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 60 (type EQUN) for 30 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 57 (type EQUN) for UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 (obsolete)
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 45 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type EQUN) for UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 60 (type EQUN) for UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 5/599 4/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 607009 m, 121401 m/sec, 1583819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 8 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 10/599 6/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 1145609 m, 107720 m/sec, 3072548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 13 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 15/599 9/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 1649436 m, 100765 m/sec, 4499076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 18 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 20/599 11/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 2135300 m, 97172 m/sec, 5886902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 23 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 25/599 14/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 2602303 m, 93400 m/sec, 7226012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 28 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 30/599 16/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 3055892 m, 90717 m/sec, 8544469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 33 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 35/599 18/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 3502262 m, 89274 m/sec, 9841832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 38 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 40/599 20/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 3948133 m, 89174 m/sec, 11111324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 43 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 45/599 22/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 4379182 m, 86209 m/sec, 12368696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 50/599 24/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 4800065 m, 84176 m/sec, 13604214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 55/599 26/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 5213311 m, 82649 m/sec, 14827795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 60/599 28/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 5617622 m, 80862 m/sec, 16030897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 65/599 30/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 6016355 m, 79746 m/sec, 17223551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 70/599 32/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 6410990 m, 78927 m/sec, 18403858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 75/599 34/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 6806501 m, 79102 m/sec, 19579191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 80/599 36/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 7204899 m, 79679 m/sec, 20783446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 85/599 38/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 7604294 m, 79879 m/sec, 21976467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 90/599 40/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 8008521 m, 80845 m/sec, 23174666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 95/599 42/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 8400301 m, 78356 m/sec, 24351442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 100/599 44/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 8789487 m, 77837 m/sec, 25529407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 105/599 46/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 9169581 m, 76018 m/sec, 26673464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 110/599 48/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 9550738 m, 76231 m/sec, 27815682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 115/599 49/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 9940414 m, 77935 m/sec, 28983684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 120/599 51/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 10302373 m, 72391 m/sec, 30077017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 125/599 53/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 10651941 m, 69913 m/sec, 31143779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 130/599 54/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 10998331 m, 69278 m/sec, 32196051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 135/599 56/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 11347452 m, 69824 m/sec, 33257554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 140/599 58/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 11698914 m, 70292 m/sec, 34334783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 145/599 60/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 12064030 m, 73023 m/sec, 35461290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 150/599 61/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 12433454 m, 73884 m/sec, 36577001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 155/599 63/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 12793505 m, 72010 m/sec, 37682700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 160/599 65/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 13152757 m, 71850 m/sec, 38786515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 165/599 67/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 13514580 m, 72364 m/sec, 39887981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 170/599 68/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 13872870 m, 71658 m/sec, 40975891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 175/599 70/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 14228295 m, 71085 m/sec, 42064003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 180/599 72/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 14577403 m, 69821 m/sec, 43149249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 185/599 73/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 14931881 m, 70895 m/sec, 44242617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 190/599 75/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 15279523 m, 69528 m/sec, 45315141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 195/599 77/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 15629014 m, 69898 m/sec, 46387533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 200/599 78/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 15983401 m, 70877 m/sec, 47456936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 205/599 80/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 16325037 m, 68327 m/sec, 48503311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 210/599 82/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 16670278 m, 69048 m/sec, 49552416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 215/599 83/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 17008586 m, 67661 m/sec, 50592830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 220/599 85/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 17347319 m, 67746 m/sec, 51633697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 225/599 87/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 17685511 m, 67638 m/sec, 52677783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 230/599 88/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 18027336 m, 68365 m/sec, 53695112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 235/599 90/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 18360164 m, 66565 m/sec, 54717390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 240/599 91/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 18694694 m, 66906 m/sec, 55743448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 245/599 93/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 19027578 m, 66576 m/sec, 56767847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 250/599 95/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 19356812 m, 65846 m/sec, 57778497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 255/599 96/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 19673523 m, 63342 m/sec, 58764942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 260/599 98/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 19997423 m, 64780 m/sec, 59769566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 265/599 99/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 20323099 m, 65135 m/sec, 60771353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 270/599 101/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 20646046 m, 64589 m/sec, 61770076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 275/599 102/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 20963058 m, 63402 m/sec, 62761366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 280/599 104/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 21278823 m, 63153 m/sec, 63740366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 285/599 105/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 21596848 m, 63605 m/sec, 64725276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 290/599 107/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 21906788 m, 61988 m/sec, 65701381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 295/599 108/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 22222838 m, 63210 m/sec, 66681657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 300/599 110/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 22538445 m, 63121 m/sec, 67663635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 305/599 111/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 22864451 m, 65201 m/sec, 68657177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 310/599 113/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 23175909 m, 62291 m/sec, 69621679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 315/599 114/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 23486842 m, 62186 m/sec, 70600834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 320/599 116/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 23798358 m, 62303 m/sec, 71566141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 325/599 117/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 24110011 m, 62330 m/sec, 72527507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 330/599 119/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 24430852 m, 64168 m/sec, 73513202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 335/599 120/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 24733205 m, 60470 m/sec, 74457331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 340/599 122/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 25036426 m, 60644 m/sec, 75406794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 345/599 123/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 25329785 m, 58671 m/sec, 76329183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 350/599 124/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 25620201 m, 58083 m/sec, 77234820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 355/599 126/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 25913200 m, 58599 m/sec, 78143863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 360/599 127/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 26202738 m, 57907 m/sec, 79048124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 365/599 129/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 26490408 m, 57534 m/sec, 79946433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 370/599 130/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 26780693 m, 58057 m/sec, 80839603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 375/599 131/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 27079367 m, 59734 m/sec, 81776639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 380/599 133/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 27371077 m, 58342 m/sec, 82691261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 385/599 134/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 27670743 m, 59933 m/sec, 83631339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 390/599 136/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 27968536 m, 59558 m/sec, 84562197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 395/599 137/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 28268405 m, 59973 m/sec, 85492392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 400/599 138/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 28567574 m, 59833 m/sec, 86427508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 405/599 140/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 28863720 m, 59229 m/sec, 87356883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 410/599 141/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 29156671 m, 58590 m/sec, 88280943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 415/599 143/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 29450800 m, 58825 m/sec, 89205251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 420/599 144/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 29753657 m, 60571 m/sec, 90142122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 425/599 145/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 30035808 m, 56430 m/sec, 91028104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 430/599 147/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 30319154 m, 56669 m/sec, 91903213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 435/599 148/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 30595347 m, 55238 m/sec, 92777056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 440/599 149/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 30877125 m, 56355 m/sec, 93661528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 445/599 151/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 31166777 m, 57930 m/sec, 94569181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 450/599 152/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 31456134 m, 57871 m/sec, 95477170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 455/599 153/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 31745436 m, 57860 m/sec, 96386546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 460/599 155/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 32033899 m, 57692 m/sec, 97291886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 465/599 156/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 32320357 m, 57291 m/sec, 98196749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 470/599 158/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 32616040 m, 59136 m/sec, 99073723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 475/599 159/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 32896163 m, 56024 m/sec, 99957711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 480/599 160/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 33172363 m, 55240 m/sec, 100817377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 485/599 161/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 33456738 m, 56875 m/sec, 101710169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 490/599 163/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 33735495 m, 55751 m/sec, 102593647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 495/599 164/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 34012581 m, 55417 m/sec, 103468331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 500/599 165/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 34298167 m, 57117 m/sec, 104364124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 505/599 167/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 34582728 m, 56912 m/sec, 105261832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 510/599 168/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 34868365 m, 57127 m/sec, 106157259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 515/599 170/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 35154115 m, 57150 m/sec, 107041139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 520/599 171/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 35428849 m, 54946 m/sec, 107912287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 525/599 172/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 35707190 m, 55668 m/sec, 108785115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 530/599 173/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 35979681 m, 54498 m/sec, 109648793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 535/599 175/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 36252236 m, 54511 m/sec, 110511881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 540/599 176/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 36524924 m, 54537 m/sec, 111372820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 545/599 177/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 36800426 m, 55100 m/sec, 112235898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 550/599 179/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 37067785 m, 53471 m/sec, 113081731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 555/599 180/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 37333936 m, 53230 m/sec, 113924550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 560/599 181/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 37602738 m, 53760 m/sec, 114774379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 565/599 182/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 37871050 m, 53662 m/sec, 115623452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 570/599 184/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 38138793 m, 53548 m/sec, 116471960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 575/599 185/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 38410340 m, 54309 m/sec, 117329514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 580/599 186/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 38678874 m, 53706 m/sec, 118181912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 585/599 187/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 38947562 m, 53737 m/sec, 119030963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 590/599 189/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 39221199 m, 54727 m/sec, 119885784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 595/599 190/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 39490683 m, 53896 m/sec, 120736796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 48 (type EXCL) for UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 45 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 2997 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 42613
[[35mlola[0m][I] fired transitions : 136914
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 5/599 3/5 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 533922 m, -7791352 m/sec, 1383252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 48 (type EXCL) for UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 746 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 5/746 4/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 573199 m, 114639 m/sec, 1490380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 10/746 6/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 1103061 m, 105972 m/sec, 2950433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 15/746 9/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 1597929 m, 98973 m/sec, 4353902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 20/746 11/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 2077055 m, 95825 m/sec, 5718709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 25/746 13/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 2536754 m, 91939 m/sec, 7044096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 30/746 16/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 2986009 m, 89851 m/sec, 8338415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 35/746 18/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 3428770 m, 88552 m/sec, 9629548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 40/746 20/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 3877223 m, 89690 m/sec, 10910353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 45/746 22/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 4311510 m, 86857 m/sec, 12183083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 50/746 24/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 4735788 m, 84855 m/sec, 13414176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 55/746 26/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 5151596 m, 83161 m/sec, 14642793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 60/746 28/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 5559448 m, 81570 m/sec, 15858446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 65/746 30/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 5963089 m, 80728 m/sec, 17063962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 70/746 32/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 6360065 m, 79395 m/sec, 18250041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 75/746 34/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 6758206 m, 79628 m/sec, 19433658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 80/746 36/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 7145598 m, 77478 m/sec, 20604121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 85/746 38/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 7532617 m, 77403 m/sec, 21757428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 90/746 40/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 7912597 m, 75996 m/sec, 22906308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 95/746 41/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 8301564 m, 77793 m/sec, 24054545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 100/746 43/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 8679725 m, 75632 m/sec, 25195538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 105/746 45/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 9047907 m, 73636 m/sec, 26309729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 110/746 47/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 9417742 m, 73967 m/sec, 27426766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 115/746 49/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 9798578 m, 76167 m/sec, 28556620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 120/746 50/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 10160216 m, 72327 m/sec, 29651217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 125/746 52/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 10524266 m, 72810 m/sec, 30755258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 130/746 54/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 10883969 m, 71940 m/sec, 31841501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 135/746 56/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 11239861 m, 71178 m/sec, 32928006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 140/746 57/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 11589005 m, 69828 m/sec, 34000855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 145/746 59/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 11936679 m, 69534 m/sec, 35066316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 150/746 61/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 12283926 m, 69449 m/sec, 36123925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 155/746 62/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 12630778 m, 69370 m/sec, 37182232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 160/746 64/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 12971247 m, 68093 m/sec, 38227202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 165/746 66/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 13310175 m, 67785 m/sec, 39266311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 170/746 67/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 13652623 m, 68489 m/sec, 40306492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 175/746 69/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 13931853 m, 55846 m/sec, 41160225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 180/746 70/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 14218634 m, 57356 m/sec, 42034406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 185/746 71/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 14499235 m, 56120 m/sec, 42907114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 190/746 73/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 14781366 m, 56426 m/sec, 43782964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 195/746 74/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 15069770 m, 57680 m/sec, 44665319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 200/746 75/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 15351723 m, 56390 m/sec, 45531900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 205/746 77/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 15631034 m, 55862 m/sec, 46392761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 210/746 78/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 15912286 m, 56250 m/sec, 47259631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 215/746 79/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 16200323 m, 57607 m/sec, 48123524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 220/746 81/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 16476459 m, 55227 m/sec, 48971103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 225/746 82/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 16758332 m, 56374 m/sec, 49824704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 230/746 83/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 17032722 m, 54878 m/sec, 50666753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 235/746 85/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 17301667 m, 53789 m/sec, 51502797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 240/746 86/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 17579016 m, 55469 m/sec, 52352495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 245/746 87/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 17860808 m, 56358 m/sec, 53182606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 250/746 89/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 18133259 m, 54490 m/sec, 54024381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 255/746 90/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 18404630 m, 54274 m/sec, 54855259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 260/746 91/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 18674745 m, 54023 m/sec, 55680858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-15: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 295/746 92/2000 UtilityControlRoom-PT-Z4T3N06-CTLCardinality-2024-07 18812881 m, 27627 m/sec, 56102389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z4T3N06"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is UtilityControlRoom-PT-Z4T3N06, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r445-smll-171701112100217"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z4T3N06.tgz
mv UtilityControlRoom-PT-Z4T3N06 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;