MCC'2024- Execution of r445-smll-171701111900171

About the Execution of LoLA for UtilityControlRoom-PT-Z2T3N10

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16204.760	904323.00	920786.00	2723.30	[undef]	Cannot compute

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r445-smll-171701111900171.qcow2', fmt=qcow2
Waiting for the VM to be ready (probing ssh)
..............................................................................
========================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is UtilityControlRoom-PT-Z2T3N10, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r445-smll-171701111900171
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.4M
-rw-r--r-- 1 mcc users 28K Apr 13 05:25 CTLCardinality.txt
-rw-r--r-- 1 mcc users 144K Apr 13 05:25 CTLCardinality.xml
-rw-r--r-- 1 mcc users 35K Apr 13 05:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 155K Apr 13 05:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 23 08:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 49K Apr 23 08:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 17K Apr 23 08:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 59K Apr 23 08:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 51K Apr 13 05:35 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 256K Apr 13 05:35 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 82K Apr 13 05:32 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 333K Apr 13 05:32 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 4.0K Apr 23 08:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 8.4K Apr 23 08:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 8 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 116K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-LTLCardinality-00
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-LTLCardinality-01
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-LTLCardinality-02
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-LTLCardinality-04
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-LTLCardinality-05
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-LTLCardinality-06
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-LTLCardinality-11
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1717084920804

BK_STOP 1717085825127

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimi
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 64 (type SKEL/SRCH) for 7 UtilityControlRoo
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 64 (type SKEL/SRCH) for UtilityControlRoo
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 30
[[35mlola[0m][I] fired transitions : 30
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 24 (type CNST) for 23 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 24 (type CNST) for UtilityControlRoom-PT-
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 29 (type CNST) for 26 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 65 (type SKEL/SRCH) for 17 UtilityControlRo
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 29 (type CNST) for UtilityControlRoom-PT-
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 65 (type SKEL/SRCH) for UtilityControlRoo
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 40
[[35mlola[0m][I] fired transitions : 40
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 7 UtilityControlRoom-PT-
[[35mlola[0m][I] time limit : 128 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for UtilityControlRoom-PT-
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 30
[[35mlola[0m][I] fired transitions : 30
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 5 (type EXCL) for 0 UtilityControlRoom-PT-Z
[[35mlola[0m][I] time limit : 143 sec
[[35mlola[0m][I] memory limit: 2000 pages
[*** LOG ERROR #0001 ***] [2024-05-30 16:02:02] [status_logger] string
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 46 (type CNST) for 45 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 5 (type EXCL) for UtilityControlRoom-PT-Z
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 261
[[35mlola[0m][I] fired transitions : 297
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 20 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type CNST) for UtilityControlRoom-PT-
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 21 (type EXCL) for UtilityControlRoom-PT-
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 18
[[35mlola[0m][I] fired transitions : 18
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 15 (type EXCL) for 14 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 15 (type EXCL) for UtilityControlRoom-PT-
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 50
[[35mlola[0m][I] fired transitions : 51
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 66 (type SKEL/SRCH) for 61 UtilityControlRo
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type SKEL/SRCH) for UtilityControlRoo
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 41
[[35mlola[0m][I] fired transitions : 41
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 5/359 5/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 7 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 10/359 9/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 15/359 13/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 20/359 17/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 25/359 21/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 30/359 26/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 35/359 30/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 40/359 34/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 45/359 38/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 50/359 41/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 55/359 45/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 60/359 48/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 65/359 52/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 70/359 56/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 75/359 60/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 80/359 63/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 85/359 67/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 90/359 71/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 95/359 75/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 100/359 79/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 105/359 82/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 110/359 86/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 115/359 89/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 120/359 93/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 125/359 96/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 130/359 99/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 135/359 102/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 140/359 105/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 145/359 109/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 150/359 113/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 155/359 117/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 160/359 120/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 165/359 125/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 170/359 130/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 175/359 133/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 180/359 137/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 185/359 142/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 190/359 146/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 195/359 150/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 200/359 155/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 205/359 159/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 210/359 162/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 215/359 166/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 220/359 170/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 225/359 174/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 230/359 178/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 235/359 181/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 240/359 185/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 245/359 189/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 250/359 192/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 255/359 195/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 260/359 199/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 265/359 202/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 270/359 206/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 275/359 210/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 280/359 215/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 285/359 219/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 290/359 222/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 295/359 226/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 300/359 231/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 305/359 235/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 310/359 239/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 315/359 243/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 320/359 247/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 325/359 251/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 330/359 255/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 335/359 259/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 340/359 263/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 345/359 266/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 350/359 270/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 355/359 274/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 34 (type EXCL) for UtilityControlRoom-PT-
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 3238 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for UtilityControlRoom-PT-
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 23
[[35mlola[0m][I] fired transitions : 23
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 34 LTL EXCL 5/359 5/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 34 (type EXCL) for UtilityControlRoom-PT-
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 403 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for UtilityControlRoom-PT-
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 461 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for UtilityControlRoom-PT-
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2700
[[35mlola[0m][I] fired transitions : 3126
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 48 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 538 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for UtilityControlRoom-PT-
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 807 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for UtilityControlRoom-PT-
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 1076 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for UtilityControlRoom-PT-
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 17 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 1614 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 18 (type EXCL) for UtilityControlRoom-PT-
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 12
[[35mlola[0m][I] fired transitions : 12
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 UtilityControlRoom-PT
[[35mlola[0m][I] time limit : 3228 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for UtilityControlRoom-PT-
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 41
[[35mlola[0m][I] fired transitions : 41
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 507
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 519
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 535
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 540
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 546
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 548
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 551
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 556
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 559
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 562
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 565
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 567
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 572
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 575
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 577
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 579
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 582
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 584
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 589
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 592
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 595
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 599
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 602
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 605
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 609
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-00:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-01:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-02:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-03:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-04:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-05: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-06:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-08:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-09:
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-10:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-11: INITIAL
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-12:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-13:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-14:
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N10-LTLCardinality-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 611
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 397 Killed
size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16 .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... ============= t[0m) default[0m .xml[0m m-PT-Z2T3N10-LTLCardinality-01 m-PT-Z2T3N10-LTLCardinality-01 -Z2T3N10-LTLCardinality-05 Z2T3N10-LTLCardinality-05 -Z2T3N10-LTLCardinality-06 om-PT-Z2T3N10-LTLCardinality-03 Z2T3N10-LTLCardinality-06 m-PT-Z2T3N10-LTLCardinality-03 Z2T3N10-LTLCardinality-01 Z2T3N10-LTLCardinality-01 2T3N10-LTLCardinality-00 pointer is null -Z2T3N10-LTLCardinality-11 2T3N10-LTLCardinality-00 -Z2T3N10-LTLCardinality-04 Z2T3N10-LTLCardinality-11 Z2T3N10-LTLCardinality-04 -Z2T3N10-LTLCardinality-02 Z2T3N10-LTLCardinality-02 -Z2T3N10-LTLCardinality-07 om-PT-Z2T3N10-LTLCardinality-15 m-PT-Z2T3N10-LTLCardinality-15 VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 675460 m, 135092 m/sec, 2597186 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 1282999 m, 121507 m/sec, 5122777 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 1912071 m, 125814 m/sec, 7915574 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 2525785 m, 122742 m/sec, 10666657 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 3246293 m, 144101 m/sec, 13494589 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 3922731 m, 135287 m/sec, 16315817 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 4567937 m, 129041 m/sec, 19151368 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 5155470 m, 117506 m/sec, 21824513 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 5787475 m, 126401 m/sec, 24690044 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 6347884 m, 112081 m/sec, 27566249 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 6915261 m, 113475 m/sec, 30438698 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 7430029 m, 102953 m/sec, 33302536 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 7945105 m, 103015 m/sec, 36047164 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 8562559 m, 123490 m/sec, 38864846 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 9157299 m, 118948 m/sec, 41630044 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 9751877 m, 118915 m/sec, 44420475 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 10289000 m, 107424 m/sec, 47198639 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 10880519 m, 118303 m/sec, 49936022 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 11522310 m, 128358 m/sec, 52754162 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 12099049 m, 115347 m/sec, 55429080 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 12649288 m, 110047 m/sec, 58129674 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 13194597 m, 109061 m/sec, 60903088 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 13774097 m, 115900 m/sec, 63705027 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 14296388 m, 104458 m/sec, 66557017 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 14800673 m, 100857 m/sec, 69380405 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 15290206 m, 97906 m/sec, 72221957 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 15744142 m, 90787 m/sec, 75040140 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 16230749 m, 97321 m/sec, 77805887 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 16858630 m, 125576 m/sec, 80497466 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 17442432 m, 116760 m/sec, 83226731 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 18005561 m, 112625 m/sec, 85927587 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 18532454 m, 105378 m/sec, 88683980 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 19228629 m, 139235 m/sec, 91436235 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 20028105 m, 159895 m/sec, 94111624 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 20580489 m, 110476 m/sec, 97010771 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 21161597 m, 116221 m/sec, 99900517 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 21848693 m, 137419 m/sec, 102657758 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 22556374 m, 141536 m/sec, 105247967 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 23220720 m, 132869 m/sec, 107841220 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 23851414 m, 126138 m/sec, 110396919 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 24491603 m, 128037 m/sec, 112993231 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 25079228 m, 117525 m/sec, 115589865 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 25613674 m, 106889 m/sec, 118179573 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 26233637 m, 123992 m/sec, 120685091 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 26876768 m, 128626 m/sec, 123250885 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 27477741 m, 120194 m/sec, 125824856 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 28020495 m, 108550 m/sec, 128416426 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 28586522 m, 113205 m/sec, 130955657 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 29132909 m, 109277 m/sec, 133558524 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 29648681 m, 103154 m/sec, 136156869 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 30117476 m, 93759 m/sec, 138764889 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 30658979 m, 108300 m/sec, 141281084 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 31234658 m, 115135 m/sec, 143768868 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 31807854 m, 114639 m/sec, 146231003 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 32384065 m, 115242 m/sec, 148717178 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 33139287 m, 151044 m/sec, 151276866 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 33784300 m, 129002 m/sec, 153900563 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 34293459 m, 101831 m/sec, 156763492 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 34898415 m, 120991 m/sec, 159498792 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 35640093 m, 148335 m/sec, 162109903 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 36313552 m, 134691 m/sec, 164709245 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 36929811 m, 123251 m/sec, 167302523 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 37594411 m, 132920 m/sec, 169863844 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 38195956 m, 120309 m/sec, 172458304 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 38739002 m, 108609 m/sec, 175083464 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 39325673 m, 117334 m/sec, 177624414 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 39958169 m, 126499 m/sec, 180173526 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 40564418 m, 121249 m/sec, 182762129 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 41156219 m, 118360 m/sec, 185351633 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 41688361 m, 106428 m/sec, 187919749 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 42264541 m, 115236 m/sec, 190505386 t fired, . Z2T3N10-LTLCardinality-07 (local timeout) VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 0 0 1 1 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m -Z2T3N10-LTLCardinality-15 -Z2T3N10-LTLCardinality-07 Z2T3N10-LTLCardinality-15 VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m UtilityControlRoom-PT-Z2T3N10-LTLCardinality-07 718934 m, -8309121 m/sec, 2768712 t fired, . Z2T3N10-LTLCardinality-07 (memory limit exceeded) VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m false preprocessing[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m -Z2T3N10-LTLCardinality-14 Z2T3N10-LTLCardinality-14 -Z2T3N10-LTLCardinality-13 Z2T3N10-LTLCardinality-13 -Z2T3N10-LTLCardinality-12 Z2T3N10-LTLCardinality-12 -Z2T3N10-LTLCardinality-10 Z2T3N10-LTLCardinality-10 -Z2T3N10-LTLCardinality-08 Z2T3N10-LTLCardinality-08 -Z2T3N10-LTLCardinality-03 Z2T3N10-LTLCardinality-03 -Z2T3N10-LTLCardinality-09 Z2T3N10-LTLCardinality-09 VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m false preprocessing[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z2T3N10"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is UtilityControlRoom-PT-Z2T3N10, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r445-smll-171701111900171"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z2T3N10.tgz
mv UtilityControlRoom-PT-Z2T3N10 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;