About the Execution of LoLA for UtilityControlRoom-PT-Z2T3N08
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
9760.504 | 988776.00 | 997808.00 | 2720.80 | FTFFFFFTFFTTFFTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r445-smll-171701111900163.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is UtilityControlRoom-PT-Z2T3N08, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r445-smll-171701111900163
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 28K Apr 13 05:35 CTLCardinality.txt
-rw-r--r-- 1 mcc users 154K Apr 13 05:35 CTLCardinality.xml
-rw-r--r-- 1 mcc users 25K Apr 13 05:32 CTLFireability.txt
-rw-r--r-- 1 mcc users 120K Apr 13 05:32 CTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 23 08:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 45K Apr 23 08:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 23 08:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 42K Apr 23 08:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 38K Apr 13 05:42 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 210K Apr 13 05:42 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 46K Apr 13 05:40 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 198K Apr 13 05:40 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.9K Apr 23 08:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 5.8K Apr 23 08:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 8 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 93K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-LTLCardinality-00
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-LTLCardinality-01
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-LTLCardinality-02
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-LTLCardinality-03
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-LTLCardinality-05
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-LTLCardinality-08
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-LTLCardinality-09
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-LTLCardinality-10
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-LTLCardinality-11
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-LTLCardinality-12
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-LTLCardinality-13
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-LTLCardinality-14
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717082710621
FORMULA UtilityControlRoom-PT-Z2T3N08-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T3N08-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T3N08-LTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T3N08-LTLCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T3N08-LTLCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T3N08-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T3N08-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T3N08-LTLCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T3N08-LTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T3N08-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T3N08-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T3N08-LTLCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T3N08-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 989 secs. Pages in use: 412
BK_STOP 1717083699397
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 60 (type SKEL/SRCH) for 0 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 61 (type SKEL/SRCH) for 17 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type SKEL/SRCH) for UtilityControlRoom-PT-Z2T3N08-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 45
[[35mlola[0m][I] fired transitions : 45
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[*** LOG ERROR #0001 ***] [2024-05-30 15:25:12] [status_logger] string pointer is null
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 7 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for UtilityControlRoom-PT-Z2T3N08-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-05
[[35mlola[0m][I] time limit : 138 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 60 (type SKEL/SRCH) for UtilityControlRoom-PT-Z2T3N08-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6202
[[35mlola[0m][I] fired transitions : 14159
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 56
[[35mlola[0m][I] fired transitions : 56
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 15 (type EXCL) for 14 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-02
[[35mlola[0m][I] time limit : 149 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 15 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 34
[[35mlola[0m][I] fired transitions : 34
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 12 (type EXCL) for 7 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-01
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 62 (type SKEL/SRCH) for 54 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 46 (type CNST) for 45 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 62 (type SKEL/SRCH) for UtilityControlRoom-PT-Z2T3N08-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 46 (type CNST) for UtilityControlRoom-PT-Z2T3N08-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 12 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 5 (type EXCL) for 0 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-00
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 42 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for UtilityControlRoom-PT-Z2T3N08-LTLCardinality-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 5 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 568026
[[35mlola[0m][I] fired transitions : 1253847
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 4
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-15
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 34
[[35mlola[0m][I] fired transitions : 34
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-14
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-13
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 34
[[35mlola[0m][I] fired transitions : 34
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-12
[[35mlola[0m][I] time limit : 513 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 291
[[35mlola[0m][I] fired transitions : 335
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-08
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 34
[[35mlola[0m][I] fired transitions : 34
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 65 (type EXCL) for 42 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-10
[[35mlola[0m][I] time limit : 719 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 65 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-09
[[35mlola[0m][I] time limit : 899 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 17
[[35mlola[0m][I] fired transitions : 17
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07
[[35mlola[0m][I] time limit : 1198 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 3/1198 3/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 358181 m, 71636 m/sec, 898584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 7 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 8/1198 8/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 1123115 m, 152986 m/sec, 3004976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 13/1198 13/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 1841328 m, 143642 m/sec, 5118009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 18/1198 17/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 2528063 m, 137347 m/sec, 7210158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 23/1198 21/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 3139416 m, 122270 m/sec, 9133833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 28/1198 25/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 3737049 m, 119526 m/sec, 11051719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 33/1198 29/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 4316765 m, 115943 m/sec, 12951093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 38/1198 33/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 4907757 m, 118198 m/sec, 14915016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 43/1198 37/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 5496380 m, 117724 m/sec, 16909741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 48/1198 41/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 6081082 m, 116940 m/sec, 18913969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 53/1198 44/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 6653395 m, 114462 m/sec, 20923433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 58/1198 48/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 7212974 m, 111915 m/sec, 22916856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 63/1198 52/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 7766189 m, 110643 m/sec, 24917692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 68/1198 55/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 8306754 m, 108113 m/sec, 26896623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 73/1198 59/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 8842669 m, 107183 m/sec, 28887761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 78/1198 62/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 9372834 m, 106033 m/sec, 30885021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 83/1198 65/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 9891403 m, 103713 m/sec, 32875931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 88/1198 69/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 10405950 m, 102909 m/sec, 34867990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 93/1198 72/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 10914488 m, 101707 m/sec, 36865874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 98/1198 75/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 11423920 m, 101886 m/sec, 38887879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 103/1198 79/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 11930175 m, 101251 m/sec, 40929942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 108/1198 82/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 12433190 m, 100603 m/sec, 42987670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 113/1198 85/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 12932817 m, 99925 m/sec, 45055985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 118/1198 88/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 13424966 m, 98429 m/sec, 47127343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 123/1198 92/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 13911417 m, 97290 m/sec, 49200031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 128/1198 95/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 14390079 m, 95732 m/sec, 51264635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 133/1198 98/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 14866012 m, 95186 m/sec, 53335572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 138/1198 101/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 15337722 m, 94342 m/sec, 55406539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 143/1198 104/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 15801126 m, 92680 m/sec, 57475099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 148/1198 107/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 16264958 m, 92766 m/sec, 59562666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 153/1198 110/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 16721575 m, 91323 m/sec, 61649987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 158/1198 113/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 17175256 m, 90736 m/sec, 63739289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 163/1198 116/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 17626555 m, 90259 m/sec, 65833785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 168/1198 119/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 18076745 m, 90038 m/sec, 67946915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 173/1198 122/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 18523479 m, 89346 m/sec, 70065602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 178/1198 125/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 18963963 m, 88096 m/sec, 72184150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 183/1198 127/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 19407309 m, 88669 m/sec, 74311959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 188/1198 130/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 19861985 m, 90935 m/sec, 76474620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 193/1198 133/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 20308064 m, 89215 m/sec, 78642571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 198/1198 136/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 20757616 m, 89910 m/sec, 80798240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 203/1198 139/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 21215733 m, 91623 m/sec, 83002627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 208/1198 142/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 21673951 m, 91643 m/sec, 85209342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 213/1198 145/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 22116434 m, 88496 m/sec, 87439701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 218/1198 148/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 22564875 m, 89688 m/sec, 89748957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 223/1198 151/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 23039295 m, 94884 m/sec, 92083260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 228/1198 154/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 23485194 m, 89179 m/sec, 94523758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 233/1198 156/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 23762102 m, 55381 m/sec, 96980028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 238/1198 158/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 24102096 m, 67998 m/sec, 99358567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 243/1198 160/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 24414533 m, 62487 m/sec, 101706549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 248/1198 162/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 24707711 m, 58635 m/sec, 104017988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 253/1198 164/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 24990814 m, 56620 m/sec, 106242750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 258/1198 166/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 25279306 m, 57698 m/sec, 108425629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 263/1198 168/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 25572196 m, 58578 m/sec, 110577416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 268/1198 170/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 25866271 m, 58815 m/sec, 112701342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 273/1198 171/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 26160158 m, 58777 m/sec, 114823176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 278/1198 173/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 26453071 m, 58582 m/sec, 116948960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 283/1198 175/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 26725823 m, 54550 m/sec, 118923368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 288/1198 177/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 26988722 m, 52579 m/sec, 120833315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 293/1198 179/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 27259645 m, 54184 m/sec, 122807500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 298/1198 180/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 27538511 m, 55773 m/sec, 124837049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 303/1198 182/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 27814581 m, 55214 m/sec, 126859559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 308/1198 184/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 28089163 m, 54916 m/sec, 128878864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 313/1198 186/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 28368150 m, 55797 m/sec, 130949965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 318/1198 187/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 28633830 m, 53136 m/sec, 132935403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 323/1198 189/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 28906526 m, 54539 m/sec, 135003518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 328/1198 191/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 29192113 m, 57117 m/sec, 137191388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 333/1198 193/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 29448472 m, 51271 m/sec, 139178170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 338/1198 195/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 29721329 m, 54571 m/sec, 141314516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 343/1198 196/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 29993996 m, 54533 m/sec, 143512719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 348/1198 198/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 30256600 m, 52520 m/sec, 145659556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 353/1198 200/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 30511470 m, 50974 m/sec, 147831770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 358/1198 202/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 30815503 m, 60806 m/sec, 150122629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 363/1198 205/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 31310428 m, 98985 m/sec, 152703048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 368/1198 208/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 31769656 m, 91845 m/sec, 155219883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 373/1198 211/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 32215255 m, 89119 m/sec, 157788651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 378/1198 213/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 32640317 m, 85012 m/sec, 160296705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 383/1198 216/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 33057622 m, 83461 m/sec, 162841187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 388/1198 219/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 33448929 m, 78261 m/sec, 165261139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 393/1198 221/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 33846498 m, 79513 m/sec, 167725361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 398/1198 224/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 34228373 m, 76375 m/sec, 170133008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 403/1198 226/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 34591578 m, 72641 m/sec, 172452863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 408/1198 229/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 34966335 m, 74951 m/sec, 174886501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 413/1198 231/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 35346759 m, 76084 m/sec, 177395718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 418/1198 233/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 35704111 m, 71470 m/sec, 179777375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 423/1198 236/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 36067394 m, 72656 m/sec, 182217338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 428/1198 238/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 36438626 m, 74246 m/sec, 184743354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 433/1198 240/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 36796313 m, 71537 m/sec, 187204283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 438/1198 243/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 37133135 m, 67364 m/sec, 189539950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 443/1198 245/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 37479526 m, 69278 m/sec, 191947211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 448/1198 247/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 37822544 m, 68603 m/sec, 194367012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 453/1198 249/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 38164769 m, 68445 m/sec, 196786926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 458/1198 251/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 38489960 m, 65038 m/sec, 199120994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 463/1198 254/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 38825922 m, 67192 m/sec, 201541218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 468/1198 256/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 39162235 m, 67262 m/sec, 204016116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 473/1198 258/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 39471997 m, 61952 m/sec, 206313501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 478/1198 260/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 39797449 m, 65090 m/sec, 208739973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 483/1198 262/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 40128291 m, 66168 m/sec, 211227842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 488/1198 264/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 40454117 m, 65165 m/sec, 213701529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 493/1198 266/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 40762383 m, 61653 m/sec, 216052746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 498/1198 268/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 41076191 m, 62761 m/sec, 218476305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 503/1198 270/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 41396551 m, 64072 m/sec, 220948542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 508/1198 272/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 41726478 m, 65985 m/sec, 223550126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 513/1198 275/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 42056616 m, 66027 m/sec, 226145353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 518/1198 277/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 42373909 m, 63458 m/sec, 228667129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 523/1198 278/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 42666370 m, 58492 m/sec, 231032248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 528/1198 280/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 42952845 m, 57295 m/sec, 233343125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 533/1198 282/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 43258290 m, 61089 m/sec, 235838958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 538/1198 284/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 43555604 m, 59462 m/sec, 238274505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 543/1198 286/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 43850214 m, 58922 m/sec, 240713797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 548/1198 288/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 44152473 m, 60451 m/sec, 243235492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 553/1198 290/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 44456246 m, 60754 m/sec, 245783651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 558/1198 292/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 44757663 m, 60283 m/sec, 248327141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 563/1198 294/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 45051649 m, 58797 m/sec, 250851519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 568/1198 296/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 45336137 m, 56897 m/sec, 253305167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 573/1198 298/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 45616972 m, 56167 m/sec, 255753058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 578/1198 299/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 45888515 m, 54308 m/sec, 258122650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 583/1198 301/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 46176657 m, 57628 m/sec, 260655385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 588/1198 303/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 46461909 m, 57050 m/sec, 263183626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 593/1198 305/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 46736988 m, 55015 m/sec, 265642064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 598/1198 307/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 47011178 m, 54838 m/sec, 268105607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 603/1198 308/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 47284290 m, 54622 m/sec, 270591821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 608/1198 310/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 47560014 m, 55144 m/sec, 273101727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 613/1198 312/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 47841133 m, 56223 m/sec, 275689930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 618/1198 314/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 48114086 m, 54590 m/sec, 278238377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 623/1198 316/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 48389850 m, 55152 m/sec, 280842723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 628/1198 317/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 48672034 m, 56436 m/sec, 283502401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 633/1198 319/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 48937801 m, 53153 m/sec, 286012736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 638/1198 321/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 49214006 m, 55241 m/sec, 288684031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 643/1198 323/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 49487678 m, 54734 m/sec, 291302884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 648/1198 324/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 49745176 m, 51499 m/sec, 293785896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 653/1198 326/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 49999849 m, 50934 m/sec, 296239573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 658/1198 328/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 50263846 m, 52799 m/sec, 298790339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 663/1198 329/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 50523471 m, 51925 m/sec, 301319285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 668/1198 331/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 50792429 m, 53791 m/sec, 303944764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 673/1198 333/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 51058763 m, 53266 m/sec, 306572745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 678/1198 335/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 51317602 m, 51767 m/sec, 309156473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 683/1198 336/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 51566408 m, 49761 m/sec, 311615966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 688/1198 338/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 51827969 m, 52312 m/sec, 314200914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 693/1198 339/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 52073030 m, 49012 m/sec, 316624975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 698/1198 341/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 52347947 m, 54983 m/sec, 319304085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 703/1198 343/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 52619715 m, 54353 m/sec, 321954795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 708/1198 345/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 52893169 m, 54690 m/sec, 324636002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 713/1198 346/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 53149744 m, 51315 m/sec, 327136559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 718/1198 348/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 53402001 m, 50451 m/sec, 329553110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 723/1198 350/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 53684050 m, 56409 m/sec, 332261134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 728/1198 352/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 53949821 m, 53154 m/sec, 334933990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 733/1198 353/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 54219366 m, 53909 m/sec, 337572023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 738/1198 355/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 54424546 m, 41036 m/sec, 340197737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 743/1198 356/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 54682966 m, 51684 m/sec, 343002978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 748/1198 358/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 54854175 m, 34241 m/sec, 345570668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 753/1198 359/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 55028431 m, 34851 m/sec, 348222271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 758/1198 360/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 55199566 m, 34227 m/sec, 350797655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 763/1198 361/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 55325397 m, 25166 m/sec, 353093308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 768/1198 362/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 55495416 m, 34003 m/sec, 355596128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 773/1198 363/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 55734235 m, 47763 m/sec, 358170436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 778/1198 365/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 55962716 m, 45696 m/sec, 360825296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 783/1198 366/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 56144488 m, 36354 m/sec, 363379420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 788/1198 367/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 56315484 m, 34199 m/sec, 365926171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 793/1198 368/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 56486905 m, 34284 m/sec, 368502119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 798/1198 369/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 56663340 m, 35287 m/sec, 371142036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 803/1198 370/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 56841707 m, 35673 m/sec, 373743907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 808/1198 372/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 57014417 m, 34542 m/sec, 376247031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 813/1198 373/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 57187636 m, 34643 m/sec, 378747194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 818/1198 374/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 57356825 m, 33837 m/sec, 381173498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 823/1198 375/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 57541677 m, 36970 m/sec, 383783226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 828/1198 376/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 57724562 m, 36577 m/sec, 386364078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 833/1198 377/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 57907478 m, 36583 m/sec, 388934894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 838/1198 379/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 58092128 m, 36930 m/sec, 391528304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 843/1198 380/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 58281876 m, 37949 m/sec, 394171972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 848/1198 381/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 58472815 m, 38187 m/sec, 396843274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 853/1198 382/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 58664206 m, 38278 m/sec, 399511826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 858/1198 383/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 58858303 m, 38819 m/sec, 402199637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 863/1198 385/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 59049839 m, 38307 m/sec, 404866598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 868/1198 386/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 59232827 m, 36597 m/sec, 407391724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 873/1198 387/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 59413245 m, 36083 m/sec, 409903525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 878/1198 388/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 59596816 m, 36714 m/sec, 412428275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 883/1198 389/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 59778164 m, 36269 m/sec, 414941950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 888/1198 391/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 59950468 m, 34460 m/sec, 417318309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 893/1198 392/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 60125430 m, 34992 m/sec, 419742483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 898/1198 393/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 60296056 m, 34125 m/sec, 422108771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 903/1198 394/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 60474676 m, 35724 m/sec, 424620305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 908/1198 395/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 60656467 m, 36358 m/sec, 427174405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 913/1198 396/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 60836266 m, 35959 m/sec, 429706756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 918/1198 397/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 61013049 m, 35356 m/sec, 432226020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 923/1198 399/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 61186650 m, 34720 m/sec, 434727947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 928/1198 400/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 61358860 m, 34442 m/sec, 437224444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 933/1198 401/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 61537490 m, 35726 m/sec, 439793310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 938/1198 402/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 61705518 m, 33605 m/sec, 442217792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 943/1198 403/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 61879833 m, 34863 m/sec, 444775224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 948/1198 404/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 62048241 m, 33681 m/sec, 447274319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 953/1198 405/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 62219834 m, 34318 m/sec, 449871312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 958/1198 406/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 62386268 m, 33286 m/sec, 452411902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 963/1198 407/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 62550463 m, 32839 m/sec, 454956935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 968/1198 409/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 62719033 m, 33714 m/sec, 457634661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 973/1198 410/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 62883230 m, 32839 m/sec, 460320508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 978/1198 411/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 63043961 m, 32146 m/sec, 463032017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mUtilityControlRoom-PT-Z2T3N08-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 983/1198 412/2000 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07 63184903 m, 28188 m/sec, 465694727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 63185023
[[35mlola[0m][I] fired transitions : 465694974
[[35mlola[0m][I] time used : 983
[[35mlola[0m][I] memory pages used : 412
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04
[[35mlola[0m][I] time limit : 1306 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 46
[[35mlola[0m][I] fired transitions : 46
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06
[[35mlola[0m][I] time limit : 2613 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 347638
[[35mlola[0m][I] fired transitions : 779289
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 3
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z2T3N08"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is UtilityControlRoom-PT-Z2T3N08, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r445-smll-171701111900163"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z2T3N08.tgz
mv UtilityControlRoom-PT-Z2T3N08 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;