Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r443-smll-171701110200290.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool greatspnxred
Input is VehicularWifi-COL-none, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r443-smll-171701110200290
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 624K
-rw-r--r-- 1 mcc users 8.7K Apr 11 23:24 CTLCardinality.txt
-rw-r--r-- 1 mcc users 83K Apr 11 23:24 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K Apr 11 23:24 CTLFireability.txt
-rw-r--r-- 1 mcc users 38K Apr 11 23:24 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.7K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.6K Apr 23 08:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Apr 23 08:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Apr 23 08:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 23 08:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 11 23:24 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 106K Apr 11 23:24 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.3K Apr 11 23:24 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 64K Apr 11 23:24 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 08:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 08:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_pt
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 5 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 188K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME VehicularWifi-COL-none-CTLFireability-2024-00
FORMULA_NAME VehicularWifi-COL-none-CTLFireability-2024-01
FORMULA_NAME VehicularWifi-COL-none-CTLFireability-2024-02
FORMULA_NAME VehicularWifi-COL-none-CTLFireability-2024-03
FORMULA_NAME VehicularWifi-COL-none-CTLFireability-2024-04
FORMULA_NAME VehicularWifi-COL-none-CTLFireability-2024-05
FORMULA_NAME VehicularWifi-COL-none-CTLFireability-2024-06
FORMULA_NAME VehicularWifi-COL-none-CTLFireability-2024-07
FORMULA_NAME VehicularWifi-COL-none-CTLFireability-2024-08
FORMULA_NAME VehicularWifi-COL-none-CTLFireability-2024-09
FORMULA_NAME VehicularWifi-COL-none-CTLFireability-2024-10
FORMULA_NAME VehicularWifi-COL-none-CTLFireability-2024-11
FORMULA_NAME VehicularWifi-COL-none-CTLFireability-2024-12
FORMULA_NAME VehicularWifi-COL-none-CTLFireability-2024-13
FORMULA_NAME VehicularWifi-COL-none-CTLFireability-2024-14
FORMULA_NAME VehicularWifi-COL-none-CTLFireability-2024-15

=== Now, execution of the tool begins

BK_START 1717089120100

Invoking MCC driver with
BK_TOOL=greatspnxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=VehicularWifi-COL-none
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool greatspn
Invoking reducer
Running Version 202405141337
[2024-05-30 17:12:02] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-05-30 17:12:02] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-30 17:12:02] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2024-05-30 17:12:03] [WARNING] Using fallBack plugin, rng conformance not checked
[2024-05-30 17:12:04] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 1389 ms
[2024-05-30 17:12:04] [INFO ] Detected 1 constant HL places corresponding to 81920 PT places.
[2024-05-30 17:12:04] [INFO ] Imported 21 HL places and 41 HL transitions for a total of 115566 PT places and 379924.0 transition bindings in 139 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 19 ms.
[2024-05-30 17:12:04] [INFO ] Built PT skeleton of HLPN with 21 places and 41 transitions 136 arcs in 7 ms.
[2024-05-30 17:12:04] [INFO ] Skeletonized 9 HLPN properties in 2 ms. Removed 7 properties that had guard overlaps.
Initial state reduction rules removed 2 formulas.
FORMULA VehicularWifi-COL-none-CTLFireability-2024-00 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA VehicularWifi-COL-none-CTLFireability-2024-05 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Computed a total of 1 stabilizing places and 0 stable transitions
Remains 6 properties that can be checked using skeleton over-approximation.
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 10 transitions
Reduce redundant transitions removed 10 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
RANDOM walk for 24953 steps (5 resets) in 587 ms. (42 steps per ms) remains 0/11 properties
[2024-05-30 17:12:04] [INFO ] Flatten gal took : 26 ms
[2024-05-30 17:12:04] [INFO ] Flatten gal took : 8 ms
Arc [14:1*[$sa, $sb, $p, (MOD (ADD (MOD (MINUS $b 1) 1024) 1024) 1024)]] contains successor/predecessor on variables of sort BackoffStage
Arc [13:1*[$sa, $sb, $p, (MOD (ADD $tx 1) 20)]] contains successor/predecessor on variables of sort TxCount
Transition CorrectPacketButAck forces synchronizations/join behavior on parameter p2 of sort Pr
Arc [4:1*[$sa, $sb, $p, (MOD (ADD $pt 1) 4)]] contains successor/predecessor on variables of sort PT
Domain [St(2), St(2), Pr(4), PT(4)] of place Sense breaks symmetries in sort St
[2024-05-30 17:12:06] [INFO ] Unfolded HLPN to a Petri net with 115566 places and 83836 transitions 301810 arcs in 1598 ms.
[2024-05-30 17:12:06] [INFO ] Unfolded 14 HLPN properties in 37 ms.
Initial state reduction rules removed 2 formulas.
[2024-05-30 17:12:06] [INFO ] Reduced 32912 identical enabling conditions.
Deduced a syphon composed of 98581 places in 289 ms
Reduce places removed 106837 places and 54136 transitions.
FORMULA VehicularWifi-COL-none-CTLFireability-2024-04 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA VehicularWifi-COL-none-CTLFireability-2024-15 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 8693 out of 8729 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 8729/8729 places, 29700/29700 transitions.
Applied a total of 0 rules in 267 ms. Remains 8729 /8729 variables (removed 0) and now considering 29700/29700 (removed 0) transitions.
Running 29691 sub problems to find dead transitions.
[2024-05-30 17:12:10] [INFO ] Flow matrix only has 17308 transitions (discarded 12392 similar events)
// Phase 1: matrix 17308 rows 8729 cols
[2024-05-30 17:12:11] [INFO ] Computed 8 invariants in 1193 ms
[2024-05-30 17:12:11] [INFO ] State equation strengthened by 8411 read => feed constraints.
SMT process timed out in 498852ms, After SMT, problems are : Problem set: 0 solved, 29691 unsolved
Search for dead transitions found 0 dead transitions in 499533ms
[2024-05-30 17:20:29] [INFO ] Flow matrix only has 17308 transitions (discarded 12392 similar events)
[2024-05-30 17:20:29] [INFO ] Invariant cache hit.
[2024-05-30 17:20:31] [INFO ] Implicit Places using invariants in 2145 ms returned []
Implicit Place search using SMT only with invariants took 2153 ms to find 0 implicit places.
Running 29691 sub problems to find dead transitions.
[2024-05-30 17:20:31] [INFO ] Flow matrix only has 17308 transitions (discarded 12392 similar events)
[2024-05-30 17:20:31] [INFO ] Invariant cache hit.
[2024-05-30 17:20:32] [INFO ] State equation strengthened by 8411 read => feed constraints.
At refinement iteration 0 (INCLUDED_ONLY) 0/8720 variables, 2/2 constraints. Problems are: Problem set: 0 solved, 29691 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Real declared 8720/26037 variables, and 2 constraints, problems are : Problem set: 0 solved, 29691 unsolved in 30837 ms.
Refiners :[Positive P Invariants (semi-flows): 2/6 constraints, Generalized P Invariants (flows): 0/2 constraints, State Equation: 0/8729 constraints, ReadFeed: 0/8411 constraints, PredecessorRefiner: 29691/13275 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 29691 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/8720 variables, 2/2 constraints. Problems are: Problem set: 0 solved, 29691 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Int declared 8720/26037 variables, and 2 constraints, problems are : Problem set: 0 solved, 29691 unsolved in 30768 ms.
Refiners :[Positive P Invariants (semi-flows): 2/6 constraints, Generalized P Invariants (flows): 0/2 constraints, State Equation: 0/8729 constraints, ReadFeed: 0/8411 constraints, PredecessorRefiner: 16416/13275 constraints, Known Traps: 0/0 constraints]
After SMT, in 532451ms problems are : Problem set: 0 solved, 29691 unsolved
Search for dead transitions found 0 dead transitions in 533018ms
Finished structural reductions in LTL mode , in 1 iterations and 1035243 ms. Remains : 8729/8729 places, 29700/29700 transitions.
Support contains 8693 out of 8729 places after structural reductions.
[2024-05-30 17:29:26] [INFO ] Flatten gal took : 1562 ms
[2024-05-30 17:29:28] [INFO ] Flatten gal took : 1084 ms
[2024-05-30 17:29:31] [INFO ] Input system was already deterministic with 29700 transitions.
Support contains 8677 out of 8729 places (down from 8693) after GAL structural reductions.
RANDOM walk for 40000 steps (8 resets) in 7344 ms. (5 steps per ms) remains 4/34 properties
BEST_FIRST walk for 40004 steps (8 resets) in 434 ms. (91 steps per ms) remains 4/4 properties
BEST_FIRST walk for 40004 steps (8 resets) in 607 ms. (65 steps per ms) remains 3/4 properties
BEST_FIRST walk for 40004 steps (8 resets) in 429 ms. (93 steps per ms) remains 3/3 properties
BEST_FIRST walk for 40004 steps (8 resets) in 406 ms. (98 steps per ms) remains 3/3 properties
[2024-05-30 17:29:34] [INFO ] Flow matrix only has 17308 transitions (discarded 12392 similar events)
[2024-05-30 17:29:34] [INFO ] Invariant cache hit.
[2024-05-30 17:29:34] [INFO ] State equation strengthened by 8411 read => feed constraints.
Problem AtomicPropp4 is UNSAT
All remaining problems are real, not stopping.
At refinement iteration 0 (INCLUDED_ONLY) 0/45 variables, 2/2 constraints. Problems are: Problem set: 1 solved, 2 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/45 variables, 0/2 constraints. Problems are: Problem set: 1 solved, 2 unsolved
At refinement iteration 2 (OVERLAPS) 4279/4324 variables, 4/6 constraints. Problems are: Problem set: 1 solved, 2 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/4324 variables, 0/6 constraints. Problems are: Problem set: 1 solved, 2 unsolved
At refinement iteration 4 (OVERLAPS) 4221/8545 variables, 2/8 constraints. Problems are: Problem set: 1 solved, 2 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/8545 variables, 0/8 constraints. Problems are: Problem set: 1 solved, 2 unsolved
SMT process timed out in 5455ms, After SMT, problems are : Problem set: 1 solved, 2 unsolved
Skipping Parikh replay, no witness traces provided.
Support contains 25 out of 8729 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 8729/8729 places, 29700/29700 transitions.
Performed 24 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 24 Pre rules applied. Total rules applied 0 place count 8729 transition count 29676
Deduced a syphon composed of 24 places in 29 ms
Reduce places removed 24 places and 0 transitions.
Iterating global reduction 0 with 48 rules applied. Total rules applied 48 place count 8705 transition count 29676
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 74 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 0 with 16 rules applied. Total rules applied 64 place count 8697 transition count 29668
Free-agglomeration rule applied 8 times.
Iterating global reduction 0 with 8 rules applied. Total rules applied 72 place count 8697 transition count 29660
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 80 place count 8689 transition count 29660
Free-agglomeration rule (complex) applied 24 times.
Iterating global reduction 1 with 24 rules applied. Total rules applied 104 place count 8689 transition count 29685
Reduce places removed 24 places and 0 transitions.
Iterating post reduction 1 with 24 rules applied. Total rules applied 128 place count 8665 transition count 29685
Partial Free-agglomeration rule applied 21 times.
Drop transitions (Partial Free agglomeration) removed 21 transitions
Iterating global reduction 2 with 21 rules applied. Total rules applied 149 place count 8665 transition count 29685
Applied a total of 149 rules in 10170 ms. Remains 8665 /8729 variables (removed 64) and now considering 29685/29700 (removed 15) transitions.
Running 29676 sub problems to find dead transitions.
[2024-05-30 17:29:50] [INFO ] Flow matrix only has 17275 transitions (discarded 12410 similar events)
// Phase 1: matrix 17275 rows 8665 cols
[2024-05-30 17:29:51] [INFO ] Computed 8 invariants in 935 ms
[2024-05-30 17:29:51] [INFO ] State equation strengthened by 8463 read => feed constraints.
SMT process timed out in 535600ms, After SMT, problems are : Problem set: 0 solved, 29676 unsolved
Search for dead transitions found 0 dead transitions in 535946ms
Finished structural reductions in REACHABILITY mode , in 1 iterations and 546175 ms. Remains : 8665/8729 places, 29685/29700 transitions.
Successfully simplified 1 atomic propositions for a total of 12 simplifications.
FORMULA VehicularWifi-COL-none-CTLFireability-2024-02 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2024-05-30 17:38:46] [INFO ] Flatten gal took : 843 ms
[2024-05-30 17:38:48] [INFO ] Flatten gal took : 853 ms
[2024-05-30 17:38:50] [INFO ] Input system was already deterministic with 29700 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 8729/8729 places, 29700/29700 transitions.
Applied a total of 0 rules in 1531 ms. Remains 8729 /8729 variables (removed 0) and now considering 29700/29700 (removed 0) transitions.
Running 29691 sub problems to find dead transitions.
[2024-05-30 17:38:52] [INFO ] Flow matrix only has 17308 transitions (discarded 12392 similar events)
// Phase 1: matrix 17308 rows 8729 cols
[2024-05-30 17:38:53] [INFO ] Computed 8 invariants in 908 ms
[2024-05-30 17:38:53] [INFO ] State equation strengthened by 8411 read => feed constraints.
SMT process timed out in 521992ms, After SMT, problems are : Problem set: 0 solved, 29691 unsolved
Search for dead transitions found 0 dead transitions in 522320ms
Finished structural reductions in LTL mode , in 1 iterations and 523913 ms. Remains : 8729/8729 places, 29700/29700 transitions.
[2024-05-30 17:47:35] [INFO ] Flatten gal took : 631 ms
[2024-05-30 17:47:35] [INFO ] Flatten gal took : 720 ms
[2024-05-30 17:47:37] [INFO ] Input system was already deterministic with 29700 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 8729/8729 places, 29700/29700 transitions.
Performed 24 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 24 Pre rules applied. Total rules applied 0 place count 8729 transition count 29676
Deduced a syphon composed of 24 places in 20 ms
Reduce places removed 24 places and 0 transitions.
Iterating global reduction 0 with 48 rules applied. Total rules applied 48 place count 8705 transition count 29676
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 18 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 0 with 16 rules applied. Total rules applied 64 place count 8697 transition count 29668
Applied a total of 64 rules in 3708 ms. Remains 8697 /8729 variables (removed 32) and now considering 29668/29700 (removed 32) transitions.
Running 29659 sub problems to find dead transitions.
[2024-05-30 17:47:41] [INFO ] Flow matrix only has 17276 transitions (discarded 12392 similar events)
// Phase 1: matrix 17276 rows 8697 cols
[2024-05-30 17:47:42] [INFO ] Computed 8 invariants in 924 ms
[2024-05-30 17:47:42] [INFO ] State equation strengthened by 8411 read => feed constraints.
SMT process timed out in 521142ms, After SMT, problems are : Problem set: 0 solved, 29659 unsolved
Search for dead transitions found 0 dead transitions in 521461ms
Finished structural reductions in SI_CTL mode , in 1 iterations and 525199 ms. Remains : 8697/8729 places, 29668/29700 transitions.
[2024-05-30 17:56:23] [INFO ] Flatten gal took : 696 ms
[2024-05-30 17:56:23] [INFO ] Flatten gal took : 808 ms
[2024-05-30 17:56:25] [INFO ] Input system was already deterministic with 29668 transitions.
RANDOM walk for 4844 steps (0 resets) in 375 ms. (12 steps per ms) remains 0/1 properties
FORMULA VehicularWifi-COL-none-CTLFireability-2024-03 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 8729/8729 places, 29700/29700 transitions.
Applied a total of 0 rules in 1698 ms. Remains 8729 /8729 variables (removed 0) and now considering 29700/29700 (removed 0) transitions.
Running 29691 sub problems to find dead transitions.
[2024-05-30 17:56:27] [INFO ] Flow matrix only has 17308 transitions (discarded 12392 similar events)
// Phase 1: matrix 17308 rows 8729 cols
[2024-05-30 17:56:28] [INFO ] Computed 8 invariants in 1107 ms
[2024-05-30 17:56:29] [INFO ] State equation strengthened by 8411 read => feed constraints.
SMT process timed out in 524960ms, After SMT, problems are : Problem set: 0 solved, 29691 unsolved
Search for dead transitions found 0 dead transitions in 525290ms
Finished structural reductions in LTL mode , in 1 iterations and 527024 ms. Remains : 8729/8729 places, 29700/29700 transitions.
[2024-05-30 18:05:13] [INFO ] Flatten gal took : 868 ms
[2024-05-30 18:05:14] [INFO ] Flatten gal took : 731 ms
[2024-05-30 18:05:15] [INFO ] Input system was already deterministic with 29700 transitions.
Starting structural reductions in LTL mode, iteration 0 : 8729/8729 places, 29700/29700 transitions.
Applied a total of 0 rules in 1480 ms. Remains 8729 /8729 variables (removed 0) and now considering 29700/29700 (removed 0) transitions.
Running 29691 sub problems to find dead transitions.
[2024-05-30 18:05:17] [INFO ] Flow matrix only has 17308 transitions (discarded 12392 similar events)
[2024-05-30 18:05:17] [INFO ] Invariant cache hit.
[2024-05-30 18:05:17] [INFO ] State equation strengthened by 8411 read => feed constraints.

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="VehicularWifi-COL-none"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="greatspnxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool greatspnxred"
echo " Input is VehicularWifi-COL-none, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r443-smll-171701110200290"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/VehicularWifi-COL-none.tgz
mv VehicularWifi-COL-none execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;