About the Execution of LoLA for TwoPhaseLocking-PT-nC10000vN
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16184.728 | 281364.00 | 282837.00 | 884.70 | ???????????F???? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r423-smll-171690575300444.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is TwoPhaseLocking-PT-nC10000vN, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r423-smll-171690575300444
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 416K
-rw-r--r-- 1 mcc users 8.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 83K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 54K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.1K May 19 07:17 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K May 19 16:46 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K May 19 07:39 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 19:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.1K Apr 13 07:19 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 84K Apr 13 07:19 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.3K Apr 13 07:18 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 58K Apr 13 07:18 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 08:03 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 23 08:03 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 10 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 4.6K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME TwoPhaseLocking-PT-nC10000vN-LTLFireability-00
FORMULA_NAME TwoPhaseLocking-PT-nC10000vN-LTLFireability-01
FORMULA_NAME TwoPhaseLocking-PT-nC10000vN-LTLFireability-02
FORMULA_NAME TwoPhaseLocking-PT-nC10000vN-LTLFireability-03
FORMULA_NAME TwoPhaseLocking-PT-nC10000vN-LTLFireability-04
FORMULA_NAME TwoPhaseLocking-PT-nC10000vN-LTLFireability-05
FORMULA_NAME TwoPhaseLocking-PT-nC10000vN-LTLFireability-06
FORMULA_NAME TwoPhaseLocking-PT-nC10000vN-LTLFireability-07
FORMULA_NAME TwoPhaseLocking-PT-nC10000vN-LTLFireability-08
FORMULA_NAME TwoPhaseLocking-PT-nC10000vN-LTLFireability-09
FORMULA_NAME TwoPhaseLocking-PT-nC10000vN-LTLFireability-10
FORMULA_NAME TwoPhaseLocking-PT-nC10000vN-LTLFireability-11
FORMULA_NAME TwoPhaseLocking-PT-nC10000vN-LTLFireability-12
FORMULA_NAME TwoPhaseLocking-PT-nC10000vN-LTLFireability-13
FORMULA_NAME TwoPhaseLocking-PT-nC10000vN-LTLFireability-14
FORMULA_NAME TwoPhaseLocking-PT-nC10000vN-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717189648958
FORMULA TwoPhaseLocking-PT-nC10000vN-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717189930322
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 48 (type CNST) for 45 TwoPhaseLocking-PT-nC10000vN-LTLFireability-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 48 (type CNST) for TwoPhaseLocking-PT-nC10000vN-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 TwoPhaseLocking-PT-nC10000vN-LTLFireability-13
[[35mlola[0m][I] time limit : 180 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 3 TwoPhaseLocking-PT-nC10000vN-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 73 (type EQUN) for 0 TwoPhaseLocking-PT-nC10000vN-LTLFireability-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 72 (type EQUN) for TwoPhaseLocking-PT-nC10000vN-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 73 (type EQUN) for TwoPhaseLocking-PT-nC10000vN-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for TwoPhaseLocking-PT-nC10000vN-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 20007
[[35mlola[0m][I] fired transitions : 20008
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 TwoPhaseLocking-PT-nC10000vN-LTLFireability-15
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for TwoPhaseLocking-PT-nC10000vN-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 205004
[[35mlola[0m][I] fired transitions : 350046
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 5/225 22/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 3252019 m, 650403 m/sec, 4867128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 10/225 46/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 7063148 m, 762225 m/sec, 10583393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 15/225 70/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 10783263 m, 744023 m/sec, 16163252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 20/225 95/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 14572704 m, 757888 m/sec, 21847146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 25/225 120/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 18484440 m, 782347 m/sec, 27714510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 30/225 140/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 21448065 m, 592725 m/sec, 32159780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 35/225 159/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 24390231 m, 588433 m/sec, 36572877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 40/225 177/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 27267528 m, 575459 m/sec, 42011057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 45/225 195/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 30038922 m, 554278 m/sec, 47553102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 50/225 212/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 32565618 m, 505339 m/sec, 52605987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 55/225 226/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 34750273 m, 436931 m/sec, 56974925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 60/225 239/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 36782931 m, 406531 m/sec, 61039929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 65/225 250/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 38421386 m, 327691 m/sec, 64316610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 70/225 259/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 39929572 m, 301637 m/sec, 67332780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 75/225 270/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 41495285 m, 313142 m/sec, 70464009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 80/225 281/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 43269009 m, 354744 m/sec, 74011245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 85/225 292/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 44919288 m, 330055 m/sec, 77311612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 90/225 302/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 46488317 m, 313805 m/sec, 80449499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 95/225 312/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 48039681 m, 310272 m/sec, 83552060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 100/225 322/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 49605950 m, 313253 m/sec, 86684440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 105/225 339/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 52269851 m, 532780 m/sec, 92005706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 110/225 356/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 54766432 m, 499316 m/sec, 96998187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 115/225 372/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 57352019 m, 517117 m/sec, 102168830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 120/225 385/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 59295591 m, 388714 m/sec, 106055636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 125/225 397/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 61069704 m, 354822 m/sec, 109603585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 130/225 407/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 62738784 m, 333816 m/sec, 112941503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 135/225 418/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 64354655 m, 323174 m/sec, 116173024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 140/225 427/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 65841895 m, 297448 m/sec, 119147311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 145/225 438/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 67402029 m, 312026 m/sec, 122267388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 150/225 448/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 69005785 m, 320751 m/sec, 125474713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 155/225 458/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 70498495 m, 298542 m/sec, 128459964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 160/225 467/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 71993914 m, 299083 m/sec, 131450641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 165/225 477/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 73448474 m, 290912 m/sec, 134359607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 170/225 486/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 74881979 m, 286701 m/sec, 137226470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 175/225 503/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 77460641 m, 515732 m/sec, 142377230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 180/225 520/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 80078211 m, 523514 m/sec, 147611678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 520
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 185/225 534/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 82303742 m, 445106 m/sec, 152062291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 534
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 190/225 547/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 84284240 m, 396099 m/sec, 156022941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 547
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 195/225 559/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 86154249 m, 374001 m/sec, 159762666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 559
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 200/225 570/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 87787042 m, 326558 m/sec, 163028015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 205/225 580/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 89317994 m, 306190 m/sec, 166089711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 580
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 210/225 589/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 90765651 m, 289531 m/sec, 168984836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 589
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 215/225 599/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 92270856 m, 301041 m/sec, 171995061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 599
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 220/225 609/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 93841797 m, 314188 m/sec, 175136758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 609
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 225/225 619/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 95322593 m, 296159 m/sec, 178098184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 619
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 59 (type EXCL) for TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 628
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 52 TwoPhaseLocking-PT-nC10000vN-LTLFireability-12
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 TwoPhaseLocking-PT-nC10000vN-LTLFireability-14
[[35mlola[0m][I] time limit : 3370 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for TwoPhaseLocking-PT-nC10000vN-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 20011
[[35mlola[0m][I] fired transitions : 20011
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 59 (type EXCL) for TwoPhaseLocking-PT-nC10000vN-LTLFireability-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 TwoPhaseLocking-PT-nC10000vN-LTLFireability-10
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for TwoPhaseLocking-PT-nC10000vN-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 20006
[[35mlola[0m][I] fired transitions : 20006
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 32 TwoPhaseLocking-PT-nC10000vN-LTLFireability-08
[[35mlola[0m][I] time limit : 258 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for TwoPhaseLocking-PT-nC10000vN-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 20008
[[35mlola[0m][I] fired transitions : 20008
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 22 TwoPhaseLocking-PT-nC10000vN-LTLFireability-06
[[35mlola[0m][I] time limit : 305 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for TwoPhaseLocking-PT-nC10000vN-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 20007
[[35mlola[0m][I] fired transitions : 20007
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 TwoPhaseLocking-PT-nC10000vN-LTLFireability-05
[[35mlola[0m][I] time limit : 373 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for TwoPhaseLocking-PT-nC10000vN-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 15 (type EXCL) for 12 TwoPhaseLocking-PT-nC10000vN-LTLFireability-04
[[35mlola[0m][I] time limit : 420 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 5/420 21/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-04 3132441 m, 626488 m/sec, 5590190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 649
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 10/420 42/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-04 6487529 m, 671017 m/sec, 11744198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 670
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 15/420 63/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-04 9672554 m, 637005 m/sec, 17591151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 691
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 20/420 81/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-04 12598054 m, 585100 m/sec, 22956678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 709
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 25/420 100/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-04 15589923 m, 598373 m/sec, 28446449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 728
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 30/420 119/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-04 18493859 m, 580787 m/sec, 33772873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 747
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 35/420 136/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-04 21080040 m, 517236 m/sec, 38519141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 764
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC10000vN-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC10000vN-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC10000vN-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 40/420 155/2000 TwoPhaseLocking-PT-nC10000vN-LTLFireability-04 24091763 m, 602344 m/sec, 44041132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 783
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="TwoPhaseLocking-PT-nC10000vN"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is TwoPhaseLocking-PT-nC10000vN, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r423-smll-171690575300444"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/TwoPhaseLocking-PT-nC10000vN.tgz
mv TwoPhaseLocking-PT-nC10000vN execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;