About the Execution of LoLA for TwoPhaseLocking-PT-nC05000vD
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16203.184 | 471020.00 | 474703.00 | 1272.90 | ???????FF???F??? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r423-smll-171690575300420.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is TwoPhaseLocking-PT-nC05000vD, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r423-smll-171690575300420
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 440K
-rw-r--r-- 1 mcc users 7.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 68K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 72K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Apr 23 08:03 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Apr 23 08:03 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K May 19 07:39 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K May 19 19:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 10K Apr 13 07:09 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 95K Apr 13 07:09 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.7K Apr 13 07:08 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 82K Apr 13 07:08 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 08:03 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 23 08:03 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 10 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 4.6K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-LTLFireability-00
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-LTLFireability-01
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-LTLFireability-02
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-LTLFireability-03
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-LTLFireability-04
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-LTLFireability-05
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-LTLFireability-06
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-LTLFireability-07
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-LTLFireability-08
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-LTLFireability-09
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-LTLFireability-10
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-LTLFireability-11
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-LTLFireability-12
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-LTLFireability-13
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-LTLFireability-14
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717186921937
FORMULA TwoPhaseLocking-PT-nC05000vD-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC05000vD-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC05000vD-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717187392957
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 28 (type CNST) for 25 TwoPhaseLocking-PT-nC05000vD-LTLFireability-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 39 (type CNST) for 36 TwoPhaseLocking-PT-nC05000vD-LTLFireability-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 28 (type CNST) for TwoPhaseLocking-PT-nC05000vD-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 39 (type CNST) for TwoPhaseLocking-PT-nC05000vD-LTLFireability-08
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-31 20:22:02] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 52 TwoPhaseLocking-PT-nC05000vD-LTLFireability-12
[[35mlola[0m][I] time limit : 156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 77 (type EQUN) for 18 TwoPhaseLocking-PT-nC05000vD-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 9 TwoPhaseLocking-PT-nC05000vD-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for TwoPhaseLocking-PT-nC05000vD-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 12500
[[35mlola[0m][I] fired transitions : 12500
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 66 (type EXCL) for 65 TwoPhaseLocking-PT-nC05000vD-LTLFireability-15
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 77 (type EQUN) for TwoPhaseLocking-PT-nC05000vD-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 72 (type EQUN) for TwoPhaseLocking-PT-nC05000vD-LTLFireability-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 66 (type EXCL) for TwoPhaseLocking-PT-nC05000vD-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 12501
[[35mlola[0m][I] fired transitions : 12501
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 62 TwoPhaseLocking-PT-nC05000vD-LTLFireability-14
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for TwoPhaseLocking-PT-nC05000vD-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10007
[[35mlola[0m][I] fired transitions : 10009
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 TwoPhaseLocking-PT-nC05000vD-LTLFireability-13
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for TwoPhaseLocking-PT-nC05000vD-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10008
[[35mlola[0m][I] fired transitions : 10009
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 TwoPhaseLocking-PT-nC05000vD-LTLFireability-10
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for TwoPhaseLocking-PT-nC05000vD-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10011
[[35mlola[0m][I] fired transitions : 10012
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 TwoPhaseLocking-PT-nC05000vD-LTLFireability-09
[[35mlola[0m][I] time limit : 360 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for TwoPhaseLocking-PT-nC05000vD-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 12502
[[35mlola[0m][I] fired transitions : 12502
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 18 TwoPhaseLocking-PT-nC05000vD-LTLFireability-06
[[35mlola[0m][I] time limit : 400 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for TwoPhaseLocking-PT-nC05000vD-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5001
[[35mlola[0m][I] fired transitions : 5000
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 TwoPhaseLocking-PT-nC05000vD-LTLFireability-05
[[35mlola[0m][I] time limit : 450 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for TwoPhaseLocking-PT-nC05000vD-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 TwoPhaseLocking-PT-nC05000vD-LTLFireability-02
[[35mlola[0m][I] time limit : 514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 5/514 26/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-02 3928073 m, 785614 m/sec, 5887283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 10/514 48/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-02 7377769 m, 689939 m/sec, 12740476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 15/514 61/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-02 9466545 m, 417755 m/sec, 19004147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 20/514 74/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-02 11674997 m, 441690 m/sec, 25627172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for TwoPhaseLocking-PT-nC05000vD-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 12522506
[[35mlola[0m][I] fired transitions : 28141257
[[35mlola[0m][I] time used : 22
[[35mlola[0m][I] memory pages used : 79
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 TwoPhaseLocking-PT-nC05000vD-LTLFireability-01
[[35mlola[0m][I] time limit : 596 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for TwoPhaseLocking-PT-nC05000vD-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10006
[[35mlola[0m][I] fired transitions : 10012
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 TwoPhaseLocking-PT-nC05000vD-LTLFireability-00
[[35mlola[0m][I] time limit : 715 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for TwoPhaseLocking-PT-nC05000vD-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 69 (type EXCL) for 9 TwoPhaseLocking-PT-nC05000vD-LTLFireability-03
[[35mlola[0m][I] time limit : 894 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 69 (type EXCL) for TwoPhaseLocking-PT-nC05000vD-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 74 (type EXCL) for 18 TwoPhaseLocking-PT-nC05000vD-LTLFireability-06
[[35mlola[0m][I] time limit : 1192 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 74 (type EXCL) for TwoPhaseLocking-PT-nC05000vD-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 7501
[[35mlola[0m][I] fired transitions : 7500
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 TwoPhaseLocking-PT-nC05000vD-LTLFireability-11
[[35mlola[0m][I] time limit : 1789 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for TwoPhaseLocking-PT-nC05000vD-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 54991
[[35mlola[0m][I] fired transitions : 72486
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04
[[35mlola[0m][I] time limit : 3578 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 3/3578 8/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 1105467 m, 221093 m/sec, 4307159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 8/3578 19/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 2815772 m, 342061 m/sec, 11099424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 13/3578 30/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 4472532 m, 331352 m/sec, 17688561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 18/3578 40/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 6116713 m, 328836 m/sec, 24232215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 23/3578 51/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 7710196 m, 318696 m/sec, 30577644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 28/3578 61/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 9279981 m, 313957 m/sec, 36829570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 33/3578 71/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 10833456 m, 310695 m/sec, 43017653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 38/3578 81/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 12457675 m, 324843 m/sec, 49489560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 43/3578 91/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 14021711 m, 312807 m/sec, 55724847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 48/3578 101/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 15520709 m, 299799 m/sec, 61697909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 53/3578 111/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 17054493 m, 306756 m/sec, 67811614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 58/3578 121/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 18524727 m, 294046 m/sec, 73673989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 63/3578 130/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 19997848 m, 294624 m/sec, 79547269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 68/3578 139/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 21420191 m, 284468 m/sec, 85219258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 73/3578 149/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 22952904 m, 306542 m/sec, 91329066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 78/3578 159/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 24417859 m, 292991 m/sec, 97170476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 83/3578 168/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 25860408 m, 288509 m/sec, 102924068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 88/3578 177/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 27277269 m, 283372 m/sec, 108575395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 93/3578 186/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 28657307 m, 276007 m/sec, 114079481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 98/3578 196/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 30130571 m, 294652 m/sec, 119955181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 103/3578 205/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 31527164 m, 279318 m/sec, 125526707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 108/3578 214/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 32888301 m, 272227 m/sec, 130956738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 113/3578 223/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 34281190 m, 278577 m/sec, 136514274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 118/3578 232/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 35642365 m, 272235 m/sec, 141943561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 123/3578 240/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 36986687 m, 268864 m/sec, 147305535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 128/3578 250/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 38460556 m, 294773 m/sec, 153186214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 133/3578 259/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 39911546 m, 290198 m/sec, 158974929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 138/3578 269/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 41329948 m, 283680 m/sec, 164635704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 143/3578 278/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 42733605 m, 280731 m/sec, 170234177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 148/3578 287/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 44116559 m, 276590 m/sec, 175752620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 153/3578 295/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 45483061 m, 273300 m/sec, 181206852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 158/3578 304/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 46819957 m, 267379 m/sec, 186540502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 163/3578 313/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 48193944 m, 274797 m/sec, 192023097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 168/3578 322/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 49560678 m, 273346 m/sec, 197476495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 173/3578 331/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 50914398 m, 270744 m/sec, 202878500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 178/3578 339/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 52227190 m, 262558 m/sec, 208119870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 183/3578 348/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 53540001 m, 262562 m/sec, 213357063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 188/3578 356/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 54862160 m, 264431 m/sec, 218635559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 193/3578 365/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 56139848 m, 255537 m/sec, 223732440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 198/3578 372/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 57339980 m, 240026 m/sec, 228522190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 203/3578 379/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 58442281 m, 220460 m/sec, 232920293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 208/3578 387/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 59601054 m, 231754 m/sec, 237545066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 213/3578 396/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 60979732 m, 275735 m/sec, 243048701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 218/3578 404/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 62259381 m, 255929 m/sec, 248157103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 223/3578 412/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 63444260 m, 236975 m/sec, 252885099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 228/3578 420/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 64667239 m, 244595 m/sec, 257766764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 233/3578 428/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 65927845 m, 252121 m/sec, 262798157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 238/3578 437/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 67232665 m, 260964 m/sec, 268005545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 243/3578 445/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 68484412 m, 250349 m/sec, 273000934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 248/3578 453/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 69704608 m, 244039 m/sec, 277871060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 253/3578 461/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 70945311 m, 248140 m/sec, 282825309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 258/3578 469/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 72175351 m, 246008 m/sec, 287735123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 263/3578 476/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 73374116 m, 239753 m/sec, 292519058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 268/3578 485/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 74634214 m, 252019 m/sec, 297550788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 273/3578 493/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 75868477 m, 246852 m/sec, 302476922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 278/3578 501/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 77130589 m, 252422 m/sec, 307514100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 283/3578 508/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 78255148 m, 224911 m/sec, 312003942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 508
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 288/3578 515/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 79399845 m, 228939 m/sec, 316574666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 293/3578 523/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 80547065 m, 229444 m/sec, 321151951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 298/3578 530/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 81676026 m, 225792 m/sec, 325658998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 303/3578 538/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 82880237 m, 240842 m/sec, 330464792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 308/3578 546/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 84087140 m, 241380 m/sec, 335284806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 546
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 313/3578 554/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 85310593 m, 244690 m/sec, 340169515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 318/3578 561/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 86421502 m, 222181 m/sec, 344601530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 561
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 323/3578 569/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 87604796 m, 236658 m/sec, 349326446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 569
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 328/3578 576/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 88689283 m, 216897 m/sec, 353657366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 576
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 333/3578 584/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 90052956 m, 272734 m/sec, 359098943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 584
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 338/3578 593/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 91321965 m, 253801 m/sec, 364166699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 593
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 343/3578 601/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 92609612 m, 257529 m/sec, 369308395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 601
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 348/3578 609/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 93797224 m, 237522 m/sec, 374047482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 609
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 353/3578 617/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 95076973 m, 255949 m/sec, 379158449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 617
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 358/3578 625/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 96307967 m, 246198 m/sec, 384073306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 363/3578 633/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 97542873 m, 246981 m/sec, 389005585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 368/3578 642/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 98871301 m, 265685 m/sec, 394305751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 642
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 373/3578 649/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 100037494 m, 233238 m/sec, 398961301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 649
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 378/3578 656/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 101145816 m, 221664 m/sec, 403386490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 656
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 383/3578 664/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 102347274 m, 240291 m/sec, 408183379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 664
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 388/3578 672/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 103560284 m, 242602 m/sec, 413028364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 672
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 393/3578 680/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 104780627 m, 244068 m/sec, 417900418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 680
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 398/3578 688/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 106008512 m, 245577 m/sec, 422802730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 688
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 403/3578 697/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 107351718 m, 268641 m/sec, 428163064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 697
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 408/3578 705/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 108666975 m, 263051 m/sec, 433415217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 705
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 413/3578 714/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 109965073 m, 259619 m/sec, 438599699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 714
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 418/3578 722/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 111220222 m, 251029 m/sec, 443610267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 722
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 423/3578 730/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 112494301 m, 254815 m/sec, 448698330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 730
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 428/3578 738/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 113736493 m, 248438 m/sec, 453657416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 738
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 433/3578 746/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 114974509 m, 247603 m/sec, 458602124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 746
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 438/3578 754/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 116186630 m, 242424 m/sec, 463440951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 754
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 443/3578 762/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 117454715 m, 253617 m/sec, 468503411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 762
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC05000vD-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC05000vD-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC05000vD-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 448/3578 769/2000 TwoPhaseLocking-PT-nC05000vD-LTLFireability-04 118549709 m, 218998 m/sec, 472875677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 769
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 404 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="TwoPhaseLocking-PT-nC05000vD"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is TwoPhaseLocking-PT-nC05000vD, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r423-smll-171690575300420"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/TwoPhaseLocking-PT-nC05000vD.tgz
mv TwoPhaseLocking-PT-nC05000vD execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;