About the Execution of LoLA for TwoPhaseLocking-PT-nC01000vN
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 12953.107 | 3600000.00 | 303816.00 | 10057.20 | ???????F??????F? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r423-smll-171690575200395.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is TwoPhaseLocking-PT-nC01000vN, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r423-smll-171690575200395
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 408K
-rw-r--r-- 1 mcc users 5.1K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 44K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.4K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 73K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.4K Apr 23 08:03 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Apr 23 08:03 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K May 19 07:39 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 19:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.4K Apr 13 07:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 86K Apr 13 07:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.1K Apr 13 07:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 66K Apr 13 07:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 08:03 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 23 08:03 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 10 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 4.6K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00
FORMULA_NAME TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01
FORMULA_NAME TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02
FORMULA_NAME TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03
FORMULA_NAME TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04
FORMULA_NAME TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05
FORMULA_NAME TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06
FORMULA_NAME TwoPhaseLocking-PT-nC01000vN-LTLCardinality-07
FORMULA_NAME TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08
FORMULA_NAME TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09
FORMULA_NAME TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10
FORMULA_NAME TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11
FORMULA_NAME TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12
FORMULA_NAME TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13
FORMULA_NAME TwoPhaseLocking-PT-nC01000vN-LTLCardinality-14
FORMULA_NAME TwoPhaseLocking-PT-nC01000vN-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717182049269
FORMULA TwoPhaseLocking-PT-nC01000vN-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC01000vN-LTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-07
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 12 (type CNST) for 9 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 12 (type CNST) for TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for TwoPhaseLocking-PT-nC01000vN-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6010
[[35mlola[0m][I] fired transitions : 9005
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-14
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 56 (type EQUN) for 19 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for TwoPhaseLocking-PT-nC01000vN-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8518
[[35mlola[0m][I] fired transitions : 9023
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-15
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EQUN) for TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for TwoPhaseLocking-PT-nC01000vN-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 25734
[[35mlola[0m][I] fired transitions : 38935
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 5/276 13/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 1977000 m, 395400 m/sec, 5509062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 10/276 26/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 3898879 m, 384375 m/sec, 11043672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 15/276 37/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 5702029 m, 360630 m/sec, 16269869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 20/276 49/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 7439103 m, 347414 m/sec, 21323713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 25/276 60/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 9109349 m, 334049 m/sec, 26202897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 30/276 70/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 10753230 m, 328776 m/sec, 30989057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 35/276 81/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 12373520 m, 324058 m/sec, 35734321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 40/276 91/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 13962470 m, 317790 m/sec, 40397170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 45/276 101/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 15523760 m, 312258 m/sec, 44976283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 50/276 111/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 17111877 m, 317623 m/sec, 49631378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 55/276 121/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 18640620 m, 305748 m/sec, 54131342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 60/276 131/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 20168110 m, 305498 m/sec, 58627775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 65/276 141/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 21676684 m, 301714 m/sec, 63061558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 70/276 151/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 23157224 m, 296108 m/sec, 67421193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 75/276 160/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 24605807 m, 289716 m/sec, 71695912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 80/276 169/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 26056741 m, 290186 m/sec, 75974094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 85/276 179/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 27498259 m, 288303 m/sec, 80227534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 90/276 188/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 28930279 m, 286404 m/sec, 84444364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 95/276 197/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 30338588 m, 281661 m/sec, 88611371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 100/276 206/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 31751275 m, 282537 m/sec, 92759495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 105/276 216/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 33153917 m, 280528 m/sec, 96898742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 110/276 224/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 34533028 m, 275822 m/sec, 100978720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 115/276 233/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 35908899 m, 275174 m/sec, 105049419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 120/276 242/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 37265616 m, 271343 m/sec, 109060768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 125/276 251/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 38630770 m, 273030 m/sec, 113098674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 130/276 260/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 40009650 m, 275776 m/sec, 117171142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 135/276 269/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 41357464 m, 269562 m/sec, 121152131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 140/276 277/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 42686703 m, 265847 m/sec, 125082152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 145/276 286/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 44044014 m, 271462 m/sec, 129087910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 150/276 295/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 45345244 m, 260246 m/sec, 132937543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 155/276 303/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 46665692 m, 264089 m/sec, 136848414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 160/276 312/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 47998760 m, 266613 m/sec, 140784941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 165/276 320/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 49336743 m, 267596 m/sec, 144743878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 170/276 329/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 50633864 m, 259424 m/sec, 148579897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 175/276 337/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 51939035 m, 261034 m/sec, 152444644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 180/276 346/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 53217003 m, 255593 m/sec, 156233952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 185/276 354/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 54540869 m, 264773 m/sec, 160153482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 190/276 363/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 55824147 m, 256655 m/sec, 163952244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 195/276 371/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 57113075 m, 257785 m/sec, 167770713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 200/276 379/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 58381639 m, 253712 m/sec, 171528697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 205/276 387/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 59662703 m, 256212 m/sec, 175326246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 210/276 396/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 60932614 m, 253982 m/sec, 179091783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 215/276 404/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 62185983 m, 250673 m/sec, 182810940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 220/276 412/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 63431351 m, 249073 m/sec, 186499332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 225/276 420/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 64708880 m, 255505 m/sec, 190284656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 230/276 428/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 65958640 m, 249952 m/sec, 193988430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 235/276 436/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 67217159 m, 251703 m/sec, 197728916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 240/276 445/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 68472528 m, 251073 m/sec, 201454915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 245/276 453/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 69717949 m, 249084 m/sec, 205154536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 250/276 461/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 70978603 m, 252130 m/sec, 208892887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 255/276 469/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 72222941 m, 248867 m/sec, 212583562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 260/276 477/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 73484358 m, 252283 m/sec, 216327258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 265/276 485/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 74713933 m, 245915 m/sec, 219978689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 270/276 493/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 75980753 m, 253364 m/sec, 223734674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 275/276 501/2000 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 77225631 m, 248975 m/sec, 227428433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 44 (type EXCL) for TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13
[[35mlola[0m][I] time limit : 3319 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for TwoPhaseLocking-PT-nC01000vN-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 44 (type EXCL) for TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11
[[35mlola[0m][I] time limit : 301 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for TwoPhaseLocking-PT-nC01000vN-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2017
[[35mlola[0m][I] fired transitions : 2020
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09
[[35mlola[0m][I] time limit : 331 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for TwoPhaseLocking-PT-nC01000vN-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08
[[35mlola[0m][I] time limit : 368 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for TwoPhaseLocking-PT-nC01000vN-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1011
[[35mlola[0m][I] fired transitions : 1011
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04
[[35mlola[0m][I] time limit : 414 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for TwoPhaseLocking-PT-nC01000vN-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1508
[[35mlola[0m][I] fired transitions : 1510
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 9 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03
[[35mlola[0m][I] time limit : 473 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for TwoPhaseLocking-PT-nC01000vN-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2006
[[35mlola[0m][I] fired transitions : 2006
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02
[[35mlola[0m][I] time limit : 552 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for TwoPhaseLocking-PT-nC01000vN-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2006
[[35mlola[0m][I] fired transitions : 2006
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01
[[35mlola[0m][I] time limit : 662 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for TwoPhaseLocking-PT-nC01000vN-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5995
[[35mlola[0m][I] fired transitions : 5995
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00
[[35mlola[0m][I] time limit : 828 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for TwoPhaseLocking-PT-nC01000vN-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5033
[[35mlola[0m][I] fired transitions : 5037
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 19 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05
[[35mlola[0m][I] time limit : 1104 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for TwoPhaseLocking-PT-nC01000vN-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06
[[35mlola[0m][I] time limit : 1657 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for TwoPhaseLocking-PT-nC01000vN-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1008
[[35mlola[0m][I] fired transitions : 1008
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10
[[35mlola[0m][I] time limit : 3314 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for TwoPhaseLocking-PT-nC01000vN-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1507
[[35mlola[0m][I] fired transitions : 1507
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1651 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1656 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1661 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1666 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1671 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1676 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1681 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1686 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1691 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1696 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1701 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1706 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1711 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1716 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1721 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1726 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1731 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1736 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1741 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1746 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1751 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1756 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1761 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1766 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vN-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1771 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vN-LTLCardinality-03: CONJ false LTL model checker[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="TwoPhaseLocking-PT-nC01000vN"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is TwoPhaseLocking-PT-nC01000vN, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r423-smll-171690575200395"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/TwoPhaseLocking-PT-nC01000vN.tgz
mv TwoPhaseLocking-PT-nC01000vN execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;