About the Execution of LoLA for TwoPhaseLocking-PT-nC01000vD
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16195.632 | 424117.00 | 429438.00 | 1263.80 | F?F??F???????TFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r423-smll-171690575200387.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is TwoPhaseLocking-PT-nC01000vD, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r423-smll-171690575200387
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 420K
-rw-r--r-- 1 mcc users 6.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.9K Apr 23 08:03 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 23 08:03 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 23 08:03 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 08:03 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 13 06:50 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 115K Apr 13 06:50 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.4K Apr 13 06:50 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 69K Apr 13 06:50 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 08:03 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 23 08:03 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 10 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 4.6K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME TwoPhaseLocking-PT-nC01000vD-LTLCardinality-00
FORMULA_NAME TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01
FORMULA_NAME TwoPhaseLocking-PT-nC01000vD-LTLCardinality-02
FORMULA_NAME TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03
FORMULA_NAME TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04
FORMULA_NAME TwoPhaseLocking-PT-nC01000vD-LTLCardinality-05
FORMULA_NAME TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06
FORMULA_NAME TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07
FORMULA_NAME TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08
FORMULA_NAME TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09
FORMULA_NAME TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10
FORMULA_NAME TwoPhaseLocking-PT-nC01000vD-LTLCardinality-11
FORMULA_NAME TwoPhaseLocking-PT-nC01000vD-LTLCardinality-12
FORMULA_NAME TwoPhaseLocking-PT-nC01000vD-LTLCardinality-13
FORMULA_NAME TwoPhaseLocking-PT-nC01000vD-LTLCardinality-14
FORMULA_NAME TwoPhaseLocking-PT-nC01000vD-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717180796014
FORMULA TwoPhaseLocking-PT-nC01000vD-LTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC01000vD-LTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC01000vD-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC01000vD-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC01000vD-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC01000vD-LTLCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717181220131
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 65 (type CNST) for 62 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 65 (type CNST) for TwoPhaseLocking-PT-nC01000vD-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-02
[[35mlola[0m][I] time limit : 124 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for TwoPhaseLocking-PT-nC01000vD-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[*** LOG ERROR #0001 ***] [2024-05-31 18:39:56] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 0 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-00
[[35mlola[0m][I] time limit : 180 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 73 (type FNDP) for 0 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 0 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 81 (type EQUN) for 34 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for TwoPhaseLocking-PT-nC01000vD-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2002
[[35mlola[0m][I] fired transitions : 2002
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 73 (type FNDP) for TwoPhaseLocking-PT-nC01000vD-LTLCardinality-00 (obsolete)
[[35mlola[0m][W] CANCELED task # 74 (type EQUN) for TwoPhaseLocking-PT-nC01000vD-LTLCardinality-00 (obsolete)
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 69 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-15
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 82 (type FNDP) for 27 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 83 (type EQUN) for 27 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type FNDP) for TwoPhaseLocking-PT-nC01000vD-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 82 (type FNDP) for TwoPhaseLocking-PT-nC01000vD-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 83 (type EQUN) for TwoPhaseLocking-PT-nC01000vD-LTLCardinality-05 (obsolete)
[[35mlola[0m][I] LAUNCH task # 89 (type EQUN) for 21 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 83 (type EQUN) for TwoPhaseLocking-PT-nC01000vD-LTLCardinality-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 70 (type EXCL) for TwoPhaseLocking-PT-nC01000vD-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2001
[[35mlola[0m][I] fired transitions : 2001
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-13
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for TwoPhaseLocking-PT-nC01000vD-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 74 (type EQUN) for TwoPhaseLocking-PT-nC01000vD-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 56 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-12
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 89 (type EQUN) for TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 81 (type EQUN) for TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for TwoPhaseLocking-PT-nC01000vD-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5510
[[35mlola[0m][I] fired transitions : 6018
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-11
[[35mlola[0m][I] time limit : 360 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for TwoPhaseLocking-PT-nC01000vD-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2001
[[35mlola[0m][I] fired transitions : 2001
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09
[[35mlola[0m][I] time limit : 400 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 5/400 14/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 2093933 m, 418786 m/sec, 4996788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 10/400 27/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 4116804 m, 404574 m/sec, 9899718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 15/400 39/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 5938840 m, 364407 m/sec, 14332292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 20/400 50/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 7687748 m, 349781 m/sec, 18596009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 25/400 61/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 9358127 m, 334075 m/sec, 22673009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 30/400 72/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 10994442 m, 327263 m/sec, 26673251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 35/400 83/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 12655556 m, 332222 m/sec, 30734044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 40/400 93/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 14264622 m, 321813 m/sec, 34676007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 45/400 105/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 16055892 m, 358254 m/sec, 39056782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 50/400 116/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 17735108 m, 335843 m/sec, 43170816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 55/400 125/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 19213814 m, 295741 m/sec, 46800107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 60/400 134/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 20652338 m, 287704 m/sec, 50331511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 65/400 145/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 22218772 m, 313286 m/sec, 54165233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 70/400 155/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 23793478 m, 314941 m/sec, 58031233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 75/400 165/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 25372808 m, 315866 m/sec, 61909567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 80/400 176/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 26994662 m, 324370 m/sec, 65892441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 85/400 186/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 28601613 m, 321390 m/sec, 69838316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 90/400 196/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 30196658 m, 319009 m/sec, 73754533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 95/400 207/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 31763752 m, 313418 m/sec, 77602311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 100/400 216/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 33260836 m, 299416 m/sec, 81290720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 105/400 227/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 34942690 m, 336370 m/sec, 85420734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 110/400 238/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 36561692 m, 323800 m/sec, 89396254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 115/400 248/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 38112264 m, 310114 m/sec, 93217147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 120/400 258/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 39677066 m, 312960 m/sec, 97057733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 125/400 267/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 41141472 m, 292881 m/sec, 100664748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 130/400 277/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 42685412 m, 308788 m/sec, 104471035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 135/400 287/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 44231672 m, 309252 m/sec, 108263651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 140/400 297/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 45678284 m, 289322 m/sec, 111826676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 145/400 306/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 47133220 m, 290987 m/sec, 115411870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 150/400 315/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 48550811 m, 283518 m/sec, 118904498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 155/400 325/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 49962640 m, 282365 m/sec, 122383303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 160/400 335/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 51497134 m, 306898 m/sec, 126146242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 165/400 344/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 53025905 m, 305754 m/sec, 129911842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 170/400 354/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 54496904 m, 294199 m/sec, 133535754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 175/400 363/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 55947662 m, 290151 m/sec, 137110115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 180/400 373/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 57399060 m, 290279 m/sec, 140685573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 185/400 382/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 58817306 m, 283649 m/sec, 144179039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 190/400 391/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 60221672 m, 280873 m/sec, 147637823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 195/400 400/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 61628954 m, 281456 m/sec, 151104017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 200/400 410/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 63089766 m, 292162 m/sec, 154703090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 205/400 419/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 64532770 m, 288600 m/sec, 158257877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 210/400 428/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 65954131 m, 284272 m/sec, 161759293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 215/400 437/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 67338050 m, 276783 m/sec, 165169339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 220/400 446/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 68672784 m, 266946 m/sec, 168474759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 225/400 455/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 70055238 m, 276490 m/sec, 171878521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 230/400 464/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 71424816 m, 273915 m/sec, 175250384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 235/400 473/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 72776716 m, 270380 m/sec, 178578804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 240/400 482/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 74155722 m, 275801 m/sec, 181975690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 245/400 491/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 75566830 m, 282221 m/sec, 185455004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 250/400 500/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 77065200 m, 299674 m/sec, 189164181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 255/400 510/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 78562964 m, 299552 m/sec, 192853270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 260/400 520/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 80031568 m, 293720 m/sec, 196470085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 520
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 265/400 529/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 81472102 m, 288106 m/sec, 200018526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 270/400 538/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 82893584 m, 284296 m/sec, 203522030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 275/400 547/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 84253300 m, 271943 m/sec, 206890040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 547
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 280/400 556/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 85668312 m, 283002 m/sec, 210373407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 556
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 285/400 565/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 87052178 m, 276773 m/sec, 213781070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 565
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 290/400 573/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 88316914 m, 252947 m/sec, 216917870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 573
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 295/400 583/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 89737810 m, 284179 m/sec, 220415006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 583
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 300/400 592/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 91181812 m, 288800 m/sec, 223970329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 592
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 305/400 601/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 92582338 m, 280105 m/sec, 227422812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 601
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 310/400 610/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 93898566 m, 263245 m/sec, 230682520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 610
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 315/400 619/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 95304560 m, 281198 m/sec, 234143132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 619
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 320/400 627/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 96606746 m, 260437 m/sec, 237354135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 627
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 325/400 636/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 97930068 m, 264664 m/sec, 240628677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 636
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 330/400 645/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 99321098 m, 278206 m/sec, 244052882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 645
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 335/400 653/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 100570518 m, 249884 m/sec, 247152817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 653
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 340/400 662/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 101914410 m, 268778 m/sec, 250458254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 662
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 345/400 670/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 103252804 m, 267678 m/sec, 253754754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 670
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 350/400 678/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 104447200 m, 238879 m/sec, 256713658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 355/400 687/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 105829277 m, 276415 m/sec, 260115363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 687
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 360/400 695/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 107084801 m, 251104 m/sec, 263230413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 695
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 365/400 705/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 108545163 m, 292072 m/sec, 266824083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 705
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 370/400 714/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 109947441 m, 280455 m/sec, 270279931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 714
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 375/400 722/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 111226254 m, 255762 m/sec, 273447636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 722
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 380/400 731/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 112619956 m, 278740 m/sec, 276878493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 731
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 385/400 739/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 113836216 m, 243252 m/sec, 279894959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 739
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 390/400 748/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 115242348 m, 281226 m/sec, 283355254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 748
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 395/400 756/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 116463909 m, 244312 m/sec, 286386724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 756
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 400/400 765/2000 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 117869140 m, 281046 m/sec, 289843096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 765
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 48 (type EXCL) for TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 773
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09
[[35mlola[0m][I] time limit : 3195 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for TwoPhaseLocking-PT-nC01000vD-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3008
[[35mlola[0m][I] fired transitions : 3008
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 48 (type EXCL) for TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 782
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07
[[35mlola[0m][I] time limit : 455 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for TwoPhaseLocking-PT-nC01000vD-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2007
[[35mlola[0m][I] fired transitions : 2010
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04
[[35mlola[0m][I] time limit : 531 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for TwoPhaseLocking-PT-nC01000vD-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2001
[[35mlola[0m][I] fired transitions : 2001
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01
[[35mlola[0m][I] time limit : 638 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for TwoPhaseLocking-PT-nC01000vD-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2001
[[35mlola[0m][I] fired transitions : 2001
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 78 (type EXCL) for 34 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06
[[35mlola[0m][I] time limit : 797 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 78 (type EXCL) for TwoPhaseLocking-PT-nC01000vD-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2001
[[35mlola[0m][I] fired transitions : 2000
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 86 (type EXCL) for 21 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03
[[35mlola[0m][I] time limit : 1595 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 86 (type EXCL) for TwoPhaseLocking-PT-nC01000vD-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10
[[35mlola[0m][I] time limit : 3190 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for TwoPhaseLocking-PT-nC01000vD-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4002
[[35mlola[0m][I] fired transitions : 5502
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 790
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-03: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC01000vD-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC01000vD-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 798
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 409 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="TwoPhaseLocking-PT-nC01000vD"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is TwoPhaseLocking-PT-nC01000vD, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r423-smll-171690575200387"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/TwoPhaseLocking-PT-nC01000vD.tgz
mv TwoPhaseLocking-PT-nC01000vD execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;