About the Execution of LoLA for TwoPhaseLocking-PT-nC00200vN
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 2423.111 | 47888.00 | 49050.00 | 192.90 | FTFFFFFFFFFFTTFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r423-smll-171690575100364.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is TwoPhaseLocking-PT-nC00200vN, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r423-smll-171690575100364
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 428K
-rw-r--r-- 1 mcc users 8.2K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 83K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.0K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 40K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Apr 23 08:03 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Apr 23 08:03 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 23 08:03 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Apr 23 08:03 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.6K Apr 13 07:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 89K Apr 13 07:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.6K Apr 13 07:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 82K Apr 13 07:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 08:03 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 23 08:03 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 10 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 4.6K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-LTLFireability-00
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-LTLFireability-01
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-LTLFireability-02
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-LTLFireability-03
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-LTLFireability-04
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-LTLFireability-05
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-LTLFireability-06
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-LTLFireability-07
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-LTLFireability-08
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-LTLFireability-09
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-LTLFireability-10
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-LTLFireability-11
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-LTLFireability-12
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-LTLFireability-13
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-LTLFireability-14
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717175375963
FORMULA TwoPhaseLocking-PT-nC00200vN-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC00200vN-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC00200vN-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC00200vN-LTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC00200vN-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC00200vN-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC00200vN-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC00200vN-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC00200vN-LTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC00200vN-LTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC00200vN-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC00200vN-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC00200vN-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC00200vN-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC00200vN-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC00200vN-LTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mTwoPhaseLocking-PT-nC00200vN-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-07: AG false findpath[0m
[[35mlola[0m] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m] [1m[32mTwoPhaseLocking-PT-nC00200vN-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m] [1m[32mTwoPhaseLocking-PT-nC00200vN-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mTwoPhaseLocking-PT-nC00200vN-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 47 secs. Pages in use: 117
BK_STOP 1717175423851
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] LAUNCH task # 12 (type CNST) for 9 TwoPhaseLocking-PT-nC00200vN-LTLFireability-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 45 (type CNST) for 42 TwoPhaseLocking-PT-nC00200vN-LTLFireability-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 45 (type CNST) for TwoPhaseLocking-PT-nC00200vN-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 12 (type CNST) for TwoPhaseLocking-PT-nC00200vN-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[*** LOG ERROR #0001 ***] [2024-05-31 17:09:36] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 TwoPhaseLocking-PT-nC00200vN-LTLFireability-06
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 70 (type FNDP) for 33 TwoPhaseLocking-PT-nC00200vN-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 71 (type EQUN) for 33 TwoPhaseLocking-PT-nC00200vN-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 73 (type FNDP) for 23 TwoPhaseLocking-PT-nC00200vN-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for TwoPhaseLocking-PT-nC00200vN-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 406
[[35mlola[0m][I] fired transitions : 406
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 66 (type EXCL) for 65 TwoPhaseLocking-PT-nC00200vN-LTLFireability-15
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 66 (type EXCL) for TwoPhaseLocking-PT-nC00200vN-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 62 TwoPhaseLocking-PT-nC00200vN-LTLFireability-14
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for TwoPhaseLocking-PT-nC00200vN-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 406
[[35mlola[0m][I] fired transitions : 406
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 TwoPhaseLocking-PT-nC00200vN-LTLFireability-13
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 73 (type FNDP) for TwoPhaseLocking-PT-nC00200vN-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 81 (type FNDP) for 49 TwoPhaseLocking-PT-nC00200vN-LTLFireability-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 70 (type FNDP) for TwoPhaseLocking-PT-nC00200vN-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 71 (type EQUN) for TwoPhaseLocking-PT-nC00200vN-LTLFireability-07 (obsolete)
[[35mlola[0m][I] LAUNCH task # 82 (type EQUN) for 49 TwoPhaseLocking-PT-nC00200vN-LTLFireability-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 81 (type FNDP) for TwoPhaseLocking-PT-nC00200vN-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 82 (type EQUN) for TwoPhaseLocking-PT-nC00200vN-LTLFireability-11 (obsolete)
[[35mlola[0m][I] FINISHED task # 82 (type EQUN) for TwoPhaseLocking-PT-nC00200vN-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 71 (type EQUN) for TwoPhaseLocking-PT-nC00200vN-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 5/450 13/2000 TwoPhaseLocking-PT-nC00200vN-LTLFireability-13 1870267 m, 374053 m/sec, 4436359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 10/450 24/2000 TwoPhaseLocking-PT-nC00200vN-LTLFireability-13 3621208 m, 350188 m/sec, 8754709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 15/450 36/2000 TwoPhaseLocking-PT-nC00200vN-LTLFireability-13 5400866 m, 355931 m/sec, 13148860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 20/450 48/2000 TwoPhaseLocking-PT-nC00200vN-LTLFireability-13 7394558 m, 398738 m/sec, 18071035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 25/450 60/2000 TwoPhaseLocking-PT-nC00200vN-LTLFireability-13 9198256 m, 360739 m/sec, 22528774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 30/450 72/2000 TwoPhaseLocking-PT-nC00200vN-LTLFireability-13 11101733 m, 380695 m/sec, 27235608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 35/450 85/2000 TwoPhaseLocking-PT-nC00200vN-LTLFireability-13 13038281 m, 387309 m/sec, 32025376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 40/450 98/2000 TwoPhaseLocking-PT-nC00200vN-LTLFireability-13 14989169 m, 390177 m/sec, 36851893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 45/450 111/2000 TwoPhaseLocking-PT-nC00200vN-LTLFireability-13 16998940 m, 401954 m/sec, 41822071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for TwoPhaseLocking-PT-nC00200vN-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 18038801
[[35mlola[0m][I] fired transitions : 44384449
[[35mlola[0m][I] time used : 47
[[35mlola[0m][I] memory pages used : 117
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 56 TwoPhaseLocking-PT-nC00200vN-LTLFireability-12
[[35mlola[0m][I] time limit : 507 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for TwoPhaseLocking-PT-nC00200vN-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 TwoPhaseLocking-PT-nC00200vN-LTLFireability-08
[[35mlola[0m][I] time limit : 592 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for TwoPhaseLocking-PT-nC00200vN-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 411
[[35mlola[0m][I] fired transitions : 411
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 20 TwoPhaseLocking-PT-nC00200vN-LTLFireability-04
[[35mlola[0m][I] time limit : 710 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 21 (type EXCL) for TwoPhaseLocking-PT-nC00200vN-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 407
[[35mlola[0m][I] fired transitions : 408
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 TwoPhaseLocking-PT-nC00200vN-LTLFireability-00
[[35mlola[0m][I] time limit : 888 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for TwoPhaseLocking-PT-nC00200vN-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2195
[[35mlola[0m][I] fired transitions : 7307
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 TwoPhaseLocking-PT-nC00200vN-LTLFireability-09
[[35mlola[0m][I] time limit : 1184 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for TwoPhaseLocking-PT-nC00200vN-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 305
[[35mlola[0m][I] fired transitions : 306
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 TwoPhaseLocking-PT-nC00200vN-LTLFireability-02
[[35mlola[0m][I] time limit : 1776 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for TwoPhaseLocking-PT-nC00200vN-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 603
[[35mlola[0m][I] fired transitions : 603
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 TwoPhaseLocking-PT-nC00200vN-LTLFireability-01
[[35mlola[0m][I] time limit : 3553 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for TwoPhaseLocking-PT-nC00200vN-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="TwoPhaseLocking-PT-nC00200vN"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is TwoPhaseLocking-PT-nC00200vN, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r423-smll-171690575100364"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/TwoPhaseLocking-PT-nC00200vN.tgz
mv TwoPhaseLocking-PT-nC00200vN execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;