About the Execution of LoLA for TwoPhaseLocking-PT-nC00200vN
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 14468.871 | 3600000.00 | 492587.00 | 9366.70 | ??FF??FF??FFFT?T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r423-smll-171690575100361.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is TwoPhaseLocking-PT-nC00200vN, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r423-smll-171690575100361
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 428K
-rw-r--r-- 1 mcc users 8.2K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 83K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.0K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 40K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Apr 23 08:03 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Apr 23 08:03 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 23 08:03 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Apr 23 08:03 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.6K Apr 13 07:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 89K Apr 13 07:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.6K Apr 13 07:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 82K Apr 13 07:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 08:03 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 23 08:03 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 10 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 4.6K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14
FORMULA_NAME TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15
=== Now, execution of the tool begins
BK_START 1717174743664
FORMULA TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 65 (type CNST) for 64 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 65 (type CNST) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 22 (type CNST) for 21 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 22 (type CNST) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 80 (type EXCL) for 73 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 80 (type EXCL) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 95 (type FNDP) for 3 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 96 (type EQUN) for 3 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 93 (type EQUN) for 27 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 95 (type FNDP) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 96 (type EQUN) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01 (obsolete)
[[35mlola[0m][I] LAUNCH task # 82 (type EXCL) for 73 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 100 (type FNDP) for 30 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 101 (type EQUN) for 30 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 82 (type EXCL) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 68 (type EXCL) for 67 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 68 (type EXCL) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 306
[[35mlola[0m][I] fired transitions : 311
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1108
[[35mlola[0m][I] fired transitions : 1908
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 30 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 100 (type FNDP) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 33 (type EXCL) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06 (obsolete)
[[35mlola[0m][W] CANCELED task # 101 (type EQUN) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06 (obsolete)
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 99 (type EQUN) for 3 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 115 (type FNDP) for 45 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 101 (type EQUN) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 96 (type EQUN) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 115 (type FNDP) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 107 (type EQUN) for 52 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 93 (type EQUN) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 109 (type EQUN) for 52 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 109 (type EQUN) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 99 (type EQUN) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 107 (type EQUN) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 4/399 6/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 1256629 m, 251325 m/sec, 4989454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 9/399 10/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 2394499 m, 227574 m/sec, 9697357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 14/399 14/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 3465561 m, 214212 m/sec, 14166705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 19/399 19/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 4492500 m, 205387 m/sec, 18474819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 24/399 23/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 5503079 m, 202115 m/sec, 22737058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 29/399 27/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 6485100 m, 196404 m/sec, 26883660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 34/399 30/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 7422358 m, 187451 m/sec, 30856728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 39/399 34/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 8376583 m, 190845 m/sec, 34902279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 44/399 38/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 9315088 m, 187701 m/sec, 38890431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 49/399 42/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 10234279 m, 183838 m/sec, 42801854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 54/399 45/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 11117799 m, 176704 m/sec, 46570338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 59/399 49/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 12001906 m, 176821 m/sec, 50338103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 64/399 52/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 12875948 m, 174808 m/sec, 54071885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 69/399 56/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 13744607 m, 173731 m/sec, 57785337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 74/399 59/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 14597008 m, 170480 m/sec, 61435168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 79/399 63/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 15442673 m, 169133 m/sec, 65045780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 84/399 66/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 16274712 m, 166407 m/sec, 68611423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 89/399 69/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 17100258 m, 165109 m/sec, 72144249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 94/399 72/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 17921786 m, 164305 m/sec, 75670353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 99/399 76/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 18734771 m, 162597 m/sec, 79157129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 104/399 79/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 19535668 m, 160179 m/sec, 82594147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 109/399 82/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 20334333 m, 159733 m/sec, 86023081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 114/399 85/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 21127267 m, 158586 m/sec, 89434037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 119/399 88/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 21916825 m, 157911 m/sec, 92826241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 124/399 92/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 22703406 m, 157316 m/sec, 96209934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 129/399 95/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 23484555 m, 156229 m/sec, 99571042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 134/399 98/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 24264436 m, 155976 m/sec, 102920776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 139/399 101/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 25036908 m, 154494 m/sec, 106249194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 144/399 104/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 25811538 m, 154926 m/sec, 109577693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 149/399 107/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 26582364 m, 154165 m/sec, 112897351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 154/399 110/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 27352225 m, 153972 m/sec, 116214860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 159/399 113/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 28122005 m, 153956 m/sec, 119532418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 164/399 116/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 28887541 m, 153107 m/sec, 122831891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 169/399 120/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 29649620 m, 152415 m/sec, 126116370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 174/399 123/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 30408879 m, 151851 m/sec, 129389602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 179/399 126/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 31165478 m, 151319 m/sec, 132651784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 184/399 129/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 31916213 m, 150147 m/sec, 135886256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 189/399 132/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 32664316 m, 149620 m/sec, 139112870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 194/399 135/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 33408856 m, 148908 m/sec, 142332406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 199/399 138/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 34158828 m, 149994 m/sec, 145568001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 204/399 141/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 34902592 m, 148752 m/sec, 148778171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 209/399 144/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 35637470 m, 146975 m/sec, 151950513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 214/399 147/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 36379342 m, 148374 m/sec, 155157425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 219/399 149/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 37114133 m, 146958 m/sec, 158332203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 224/399 152/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 37854476 m, 148068 m/sec, 161528960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 229/399 155/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 38597651 m, 148635 m/sec, 164737810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 234/399 158/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 39332921 m, 147054 m/sec, 167917748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 239/399 161/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 40067705 m, 146956 m/sec, 171097375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 244/399 164/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 40795405 m, 145540 m/sec, 174248318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 249/399 167/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 41525756 m, 146070 m/sec, 177403232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 254/399 170/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 42268573 m, 148563 m/sec, 180622079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 259/399 173/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 43016513 m, 149588 m/sec, 183854251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 264/399 176/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 43749975 m, 146692 m/sec, 187023523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 269/399 179/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 44474963 m, 144997 m/sec, 190169023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 274/399 182/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 45208541 m, 146715 m/sec, 193344790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 279/399 185/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 45937811 m, 145854 m/sec, 196502259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 284/399 188/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 46667782 m, 145994 m/sec, 199657224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 289/399 191/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 47399447 m, 146333 m/sec, 202825214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 294/399 194/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 48126802 m, 145471 m/sec, 205979705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 299/399 196/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 48839597 m, 142559 m/sec, 209070669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 304/399 199/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 49557036 m, 143487 m/sec, 212175690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 309/399 202/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 50273428 m, 143278 m/sec, 215278355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 314/399 205/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 50992534 m, 143821 m/sec, 218395638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 319/399 208/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 51703068 m, 142106 m/sec, 221479810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 324/399 211/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 52413686 m, 142123 m/sec, 224559898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 329/399 214/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 53130309 m, 143324 m/sec, 227668605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 334/399 217/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 53841282 m, 142194 m/sec, 230751634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 339/399 219/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 54546729 m, 141089 m/sec, 233811774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 344/399 222/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 55244566 m, 139567 m/sec, 236837816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 349/399 225/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 55945848 m, 140256 m/sec, 239883048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 354/399 228/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 56648880 m, 140606 m/sec, 242932715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 359/399 231/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 57358746 m, 141973 m/sec, 246015308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 364/399 233/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 58059590 m, 140168 m/sec, 249056834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 369/399 236/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 58755784 m, 139238 m/sec, 252081626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 374/399 239/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 59460071 m, 140857 m/sec, 255140299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 379/399 242/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 60164818 m, 140949 m/sec, 258193345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 384/399 245/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 60864033 m, 139843 m/sec, 261230034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 389/399 247/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 61554442 m, 138081 m/sec, 264227179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 394/399 250/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 62253256 m, 139762 m/sec, 267265395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 399/399 253/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 62950420 m, 139432 m/sec, 270294305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 25 (type EXCL) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 3 0 0 7 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 3 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 3194 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 25 (type EXCL) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 455 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 130
[[35mlola[0m][I] fired transitions : 130
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 87 (type EXCL) for 3 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 531 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 87 (type EXCL) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1024
[[35mlola[0m][I] fired transitions : 1051
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 104 (type EXCL) for 52 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 797 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 104 AGEF EXCL 5/797 9/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08 2344224 m, 468844 m/sec, 6732479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 104 AGEF EXCL 10/797 16/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08 4310522 m, 393259 m/sec, 12530058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 104 AGEF EXCL 15/797 23/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08 6201694 m, 378234 m/sec, 18113248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 104 AGEF EXCL 20/797 30/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08 8030155 m, 365692 m/sec, 23517318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 104 AGEF EXCL 25/797 36/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08 9839851 m, 361939 m/sec, 28871331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 104 AGEF EXCL 30/797 43/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08 11658835 m, 363796 m/sec, 34262084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 104 AGEF EXCL 35/797 49/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08 13352995 m, 338832 m/sec, 39814178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 104 AGEF EXCL 40/797 49/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08 13367133 m, 2827 m/sec, 44537770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 104 AGEF EXCL 45/797 49/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08 13378449 m, 2263 m/sec, 49140032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 104 AGEF EXCL 50/797 49/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08 13390109 m, 2332 m/sec, 53781378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 104 AGEF EXCL 55/797 49/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08 13402066 m, 2391 m/sec, 58606127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 104 AGEF EXCL 60/797 49/2000 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08 13417969 m, 3180 m/sec, 63874156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 104 (type EXCL) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 13421351
[[35mlola[0m][I] fired transitions : 64830556
[[35mlola[0m][I] time used : 61
[[35mlola[0m][I] memory pages used : 49
[[35mlola[0m][I] LAUNCH task # 90 (type EXCL) for 27 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 1042 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 90 (type EXCL) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 101
[[35mlola[0m][I] fired transitions : 100
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 71 (type EXCL) for 70 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14
[[35mlola[0m][I] time limit : 1564 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 71 (type EXCL) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 3128 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 278
[[35mlola[0m][I] fired transitions : 372
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1307 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1312 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1317 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1322 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1332 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1337 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1342 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1347 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1352 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1357 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1362 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1367 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1372 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1377 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1382 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1387 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1392 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1397 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1402 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1407 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1412 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1417 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1422 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1427 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1432 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1437 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1442 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1447 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1452 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1457 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1462 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1467 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1472 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1477 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1482 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1487 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1492 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1497 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1502 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1507 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1512 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1517 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1522 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1527 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1532 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1537 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1542 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1547 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1552 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1557 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1562 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1567 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1572 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1577 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1582 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1587 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1592 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1597 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1602 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1607 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1612 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1617 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1622 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1627 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1632 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1637 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1642 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1647 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1652 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1657 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1662 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1667 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1672 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1677 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1682 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1687 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1692 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1697 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1702 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1707 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1712 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1717 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1722 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1727 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1732 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1737 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1742 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1747 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1752 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1757 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1762 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1767 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1772 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1777 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1782 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1787 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1792 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1797 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1802 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1807 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1812 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1817 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1822 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1827 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1832 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1837 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1842 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1847 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1852 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1857 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1862 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1867 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1872 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1877 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1882 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1887 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1892 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1897 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1902 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1907 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1912 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1917 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1922 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1927 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1932 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1937 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1942 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1947 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1952 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1957 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1962 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1967 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1972 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-01: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-05: EG false state space / EG[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-08: EFAG false tscc_search[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mTwoPhaseLocking-PT-nC00200vN-CTLCardinality-2023-15: DISJ true DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] TwoPhaseLocking-PT-nC00200vN-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1977 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="TwoPhaseLocking-PT-nC00200vN"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is TwoPhaseLocking-PT-nC00200vN, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r423-smll-171690575100361"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/TwoPhaseLocking-PT-nC00200vN.tgz
mv TwoPhaseLocking-PT-nC00200vN execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;