fond
Model Checking Contest 2024
14th edition, Geneva, Switzerland, June 25, 2024
Execution of r423-smll-171690574700162
Last Updated
July 7, 2024

About the Execution of LoLA for TokenRing-PT-010

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
930.352 23176.00 25311.00 171.50 TFTTFTFFFFFFFFFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r423-smll-171690574700162.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is TokenRing-PT-010, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r423-smll-171690574700162
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 15M
-rw-r--r-- 1 mcc users 125K Apr 11 19:17 CTLCardinality.txt
-rw-r--r-- 1 mcc users 687K Apr 11 19:17 CTLCardinality.xml
-rw-r--r-- 1 mcc users 900K Apr 11 19:05 CTLFireability.txt
-rw-r--r-- 1 mcc users 3.4M Apr 11 19:05 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 57K Apr 23 08:02 LTLCardinality.txt
-rw-r--r-- 1 mcc users 218K Apr 23 08:02 LTLCardinality.xml
-rw-r--r-- 1 mcc users 436K Apr 23 08:02 LTLFireability.txt
-rw-r--r-- 1 mcc users 1.3M Apr 23 08:02 LTLFireability.xml
-rw-r--r-- 1 mcc users 212K Apr 11 19:35 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 1.2M Apr 11 19:35 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 1.3M Apr 11 19:23 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 4.6M Apr 11 19:23 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 23 08:02 UpperBounds.txt
-rw-r--r-- 1 mcc users 35K Apr 23 08:02 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 519K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME TokenRing-PT-010-CTLFireability-2024-00
FORMULA_NAME TokenRing-PT-010-CTLFireability-2024-01
FORMULA_NAME TokenRing-PT-010-CTLFireability-2024-02
FORMULA_NAME TokenRing-PT-010-CTLFireability-2024-03
FORMULA_NAME TokenRing-PT-010-CTLFireability-2024-04
FORMULA_NAME TokenRing-PT-010-CTLFireability-2024-05
FORMULA_NAME TokenRing-PT-010-CTLFireability-2024-06
FORMULA_NAME TokenRing-PT-010-CTLFireability-2024-07
FORMULA_NAME TokenRing-PT-010-CTLFireability-2024-08
FORMULA_NAME TokenRing-PT-010-CTLFireability-2024-09
FORMULA_NAME TokenRing-PT-010-CTLFireability-2024-10
FORMULA_NAME TokenRing-PT-010-CTLFireability-2024-11
FORMULA_NAME TokenRing-PT-010-CTLFireability-2024-12
FORMULA_NAME TokenRing-PT-010-CTLFireability-2024-13
FORMULA_NAME TokenRing-PT-010-CTLFireability-2024-14
FORMULA_NAME TokenRing-PT-010-CTLFireability-2024-15

=== Now, execution of the tool begins

BK_START 1717105027062

FORMULA TokenRing-PT-010-CTLFireability-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TokenRing-PT-010-CTLFireability-2024-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TokenRing-PT-010-CTLFireability-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TokenRing-PT-010-CTLFireability-2024-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TokenRing-PT-010-CTLFireability-2024-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TokenRing-PT-010-CTLFireability-2024-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TokenRing-PT-010-CTLFireability-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TokenRing-PT-010-CTLFireability-2024-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TokenRing-PT-010-CTLFireability-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TokenRing-PT-010-CTLFireability-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TokenRing-PT-010-CTLFireability-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TokenRing-PT-010-CTLFireability-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TokenRing-PT-010-CTLFireability-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TokenRing-PT-010-CTLFireability-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TokenRing-PT-010-CTLFireability-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA TokenRing-PT-010-CTLFireability-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[lola] FINAL RESULTS
[lola]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola] TokenRing-PT-010-CTLFireability-2024-00: CTL true CTL model checker
[lola] TokenRing-PT-010-CTLFireability-2024-01: CONJ false CTL model checker
[lola] TokenRing-PT-010-CTLFireability-2024-02: CTL true CTL model checker
[lola] TokenRing-PT-010-CTLFireability-2024-03: CTL true CTL model checker
[lola] TokenRing-PT-010-CTLFireability-2024-04: CTL false CTL model checker
[lola] TokenRing-PT-010-CTLFireability-2024-05: CTL true CTL model checker
[lola] TokenRing-PT-010-CTLFireability-2024-06: CTL false CTL model checker
[lola] TokenRing-PT-010-CTLFireability-2024-07: CTL false CTL model checker
[lola] TokenRing-PT-010-CTLFireability-2024-08: CTL false CTL model checker
[lola] TokenRing-PT-010-CTLFireability-2024-09: CTL false CTL model checker
[lola] TokenRing-PT-010-CTLFireability-2024-10: CTL false CTL model checker
[lola] TokenRing-PT-010-CTLFireability-2024-11: CTL false CTL model checker
[lola] TokenRing-PT-010-CTLFireability-2024-12: DISJ false DISJ
[lola] TokenRing-PT-010-CTLFireability-2024-13: CTL false CTL model checker
[lola] TokenRing-PT-010-CTLFireability-2024-14: CTL false CTL model checker
[lola] TokenRing-PT-010-CTLFireability-2024-15: CTL false CTL model checker
[lola]
[lola] Time elapsed: 23 secs. Pages in use: 1

BK_STOP 1717105050238

--------------------
content from stderr:

[lola][I] LoLA will run for 3600 seconds at most (--timelimit)
[lola][W] unknown unit in memory specification: using default
[lola][I] MEM LIMIT 5
[lola][I] NET
[lola][I] reading net from model.pnml
[lola][I] input: PNML file (--pnmlnet)
[lola][I] reading pnml
[lola][I] PNML file contains place/transition net
[lola][I] closed net file model.pnml
[lola][I] finished parsing
[lola][I] Reading formula.
[lola][I] Using XML format (--xmlformula)
[lola][I] reading XML formula
[lola][I] reading formula from CTLFireability.xml
[lola][I] Rule S: 0 transitions removed,0 places removed
[lola][I] LAUNCH task # 6 (type EXCL) for 3 TokenRing-PT-010-CTLFireability-2024-01
[lola][I] time limit : 199 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 6 (type EXCL) for TokenRing-PT-010-CTLFireability-2024-01
[lola][I] result : false
[lola][I] markings : 218
[lola][I] fired transitions : 445
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 17 (type EXCL) for 16 TokenRing-PT-010-CTLFireability-2024-04
[lola][I] time limit : 224 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 17 (type EXCL) for TokenRing-PT-010-CTLFireability-2024-04
[lola][I] result : false
[lola][I] markings : 58786
[lola][I] fired transitions : 411502
[lola][I] time used : 1
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 48 (type EXCL) for 47 TokenRing-PT-010-CTLFireability-2024-13
[lola][I] time limit : 238 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 48 (type EXCL) for TokenRing-PT-010-CTLFireability-2024-13
[lola][I] result : false
[lola][I] markings : 58904
[lola][I] fired transitions : 294049
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 54 (type EXCL) for 53 TokenRing-PT-010-CTLFireability-2024-15
[lola][I] time limit : 255 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 54 (type EXCL) for TokenRing-PT-010-CTLFireability-2024-15
[lola][I] result : false
[lola][I] markings : 28631
[lola][I] fired transitions : 134571
[lola][I] time used : 1
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 51 (type EXCL) for 50 TokenRing-PT-010-CTLFireability-2024-14
[lola][I] time limit : 275 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 51 (type EXCL) for TokenRing-PT-010-CTLFireability-2024-14
[lola][I] result : false
[lola][I] markings : 58904
[lola][I] fired transitions : 471951
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 45 (type EXCL) for 40 TokenRing-PT-010-CTLFireability-2024-12
[lola][I] time limit : 298 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 45 (type EXCL) for TokenRing-PT-010-CTLFireability-2024-12
[lola][I] result : false
[lola][I] markings : 58905
[lola][I] fired transitions : 294385
[lola][I] time used : 1
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 43 (type EXCL) for 40 TokenRing-PT-010-CTLFireability-2024-12
[lola][I] time limit : 325 sec
[lola][I] memory limit: 2000 pages
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] TokenRing-PT-010-CTLFireability-2024-01: CONJ false CTL model checker
[lola][.] TokenRing-PT-010-CTLFireability-2024-04: CTL false CTL model checker
[lola][.] TokenRing-PT-010-CTLFireability-2024-13: CTL false CTL model checker
[lola][.] TokenRing-PT-010-CTLFireability-2024-14: CTL false CTL model checker
[lola][.] TokenRing-PT-010-CTLFireability-2024-15: CTL false CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] TokenRing-PT-010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] TokenRing-PT-010-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] TokenRing-PT-010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[lola][.] TokenRing-PT-010-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] TokenRing-PT-010-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] TokenRing-PT-010-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[lola][.] TokenRing-PT-010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] TokenRing-PT-010-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[lola][.] TokenRing-PT-010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[lola][.] TokenRing-PT-010-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[lola][.] TokenRing-PT-010-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 43 CTL EXCL 0/325 1/2000 TokenRing-PT-010-CTLFireability-2024-12 35684 m, 7136 m/sec, 237021 t fired, .
[lola][.]
[lola][.] Time elapsed: 19 secs. Pages in use: 1
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I] FINISHED task # 43 (type EXCL) for TokenRing-PT-010-CTLFireability-2024-12
[lola][I] result : false
[lola][I] markings : 58905
[lola][I] fired transitions : 411860
[lola][I] time used : 1
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 38 (type EXCL) for 37 TokenRing-PT-010-CTLFireability-2024-11
[lola][I] time limit : 358 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 38 (type EXCL) for TokenRing-PT-010-CTLFireability-2024-11
[lola][I] result : false
[lola][I] markings : 219
[lola][I] fired transitions : 391
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 35 (type EXCL) for 34 TokenRing-PT-010-CTLFireability-2024-10
[lola][I] time limit : 397 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 35 (type EXCL) for TokenRing-PT-010-CTLFireability-2024-10
[lola][I] result : false
[lola][I] markings : 44995
[lola][I] fired transitions : 216268
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 32 (type EXCL) for 31 TokenRing-PT-010-CTLFireability-2024-09
[lola][I] time limit : 447 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 32 (type EXCL) for TokenRing-PT-010-CTLFireability-2024-09
[lola][I] result : false
[lola][I] markings : 143
[lola][I] fired transitions : 143
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 26 (type EXCL) for 25 TokenRing-PT-010-CTLFireability-2024-07
[lola][I] time limit : 511 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 26 (type EXCL) for TokenRing-PT-010-CTLFireability-2024-07
[lola][I] result : false
[lola][I] markings : 142
[lola][I] fired transitions : 306
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 23 (type EXCL) for 22 TokenRing-PT-010-CTLFireability-2024-06
[lola][I] time limit : 596 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 23 (type EXCL) for TokenRing-PT-010-CTLFireability-2024-06
[lola][I] result : false
[lola][I] markings : 58905
[lola][I] fired transitions : 294686
[lola][I] time used : 1
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 14 (type EXCL) for 13 TokenRing-PT-010-CTLFireability-2024-03
[lola][I] time limit : 715 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 14 (type EXCL) for TokenRing-PT-010-CTLFireability-2024-03
[lola][I] result : true
[lola][I] markings : 58905
[lola][I] fired transitions : 646897
[lola][I] time used : 1
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 11 (type EXCL) for 10 TokenRing-PT-010-CTLFireability-2024-02
[lola][I] time limit : 894 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 11 (type EXCL) for TokenRing-PT-010-CTLFireability-2024-02
[lola][I] result : true
[lola][I] markings : 58905
[lola][I] fired transitions : 647021
[lola][I] time used : 1
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 1 (type EXCL) for 0 TokenRing-PT-010-CTLFireability-2024-00
[lola][I] time limit : 1192 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 1 (type EXCL) for TokenRing-PT-010-CTLFireability-2024-00
[lola][I] result : true
[lola][I] markings : 142
[lola][I] fired transitions : 426
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 20 (type EXCL) for 19 TokenRing-PT-010-CTLFireability-2024-05
[lola][I] time limit : 1788 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 20 (type EXCL) for TokenRing-PT-010-CTLFireability-2024-05
[lola][I] result : true
[lola][I] markings : 143
[lola][I] fired transitions : 275
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 29 (type EXCL) for 28 TokenRing-PT-010-CTLFireability-2024-08
[lola][I] time limit : 3577 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 29 (type EXCL) for TokenRing-PT-010-CTLFireability-2024-08
[lola][I] result : false
[lola][I] markings : 143
[lola][I] fired transitions : 287
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] Portfolio finished: no open formulas

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="TokenRing-PT-010"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is TokenRing-PT-010, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r423-smll-171690574700162"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/TokenRing-PT-010.tgz
mv TokenRing-PT-010 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;