Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r417-tall-171690556000194.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool gold2023
Input is StigmergyElection-PT-05b, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r417-tall-171690556000194
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 852K
-rw-r--r-- 1 mcc users 6.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 67K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.0K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 70K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:59 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:59 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Apr 23 07:59 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 23 07:59 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 11 18:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 127K Apr 11 18:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Apr 11 18:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 44K Apr 11 18:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 07:59 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:59 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 428K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyElection-PT-05b-ReachabilityCardinality-2024-00
FORMULA_NAME StigmergyElection-PT-05b-ReachabilityCardinality-2024-01
FORMULA_NAME StigmergyElection-PT-05b-ReachabilityCardinality-2024-02
FORMULA_NAME StigmergyElection-PT-05b-ReachabilityCardinality-2024-03
FORMULA_NAME StigmergyElection-PT-05b-ReachabilityCardinality-2024-04
FORMULA_NAME StigmergyElection-PT-05b-ReachabilityCardinality-2024-05
FORMULA_NAME StigmergyElection-PT-05b-ReachabilityCardinality-2024-06
FORMULA_NAME StigmergyElection-PT-05b-ReachabilityCardinality-2024-07
FORMULA_NAME StigmergyElection-PT-05b-ReachabilityCardinality-2024-08
FORMULA_NAME StigmergyElection-PT-05b-ReachabilityCardinality-2024-09
FORMULA_NAME StigmergyElection-PT-05b-ReachabilityCardinality-2024-10
FORMULA_NAME StigmergyElection-PT-05b-ReachabilityCardinality-2024-11
FORMULA_NAME StigmergyElection-PT-05b-ReachabilityCardinality-2024-12
FORMULA_NAME StigmergyElection-PT-05b-ReachabilityCardinality-2024-13
FORMULA_NAME StigmergyElection-PT-05b-ReachabilityCardinality-2024-14
FORMULA_NAME StigmergyElection-PT-05b-ReachabilityCardinality-2024-15

=== Now, execution of the tool begins

BK_START 1717125823384

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=gold2023
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=StigmergyElection-PT-05b
Applying reductions before tool lola
Invoking reducer
Running Version 202304061127
[2024-05-31 03:23:45] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2024-05-31 03:23:45] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-31 03:23:45] [INFO ] Load time of PNML (sax parser for PT used): 101 ms
[2024-05-31 03:23:45] [INFO ] Transformed 699 places.
[2024-05-31 03:23:45] [INFO ] Transformed 1266 transitions.
[2024-05-31 03:23:45] [INFO ] Found NUPN structural information;
[2024-05-31 03:23:45] [INFO ] Parsed PT model containing 699 places and 1266 transitions and 6741 arcs in 178 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 13 ms.
Working with output stream class java.io.PrintStream
FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-02 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-03 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-06 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 111 resets, run finished after 496 ms. (steps per millisecond=20 ) properties (out of 12) seen :4
FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-13 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-09 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-04 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-01 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 20 resets, run finished after 55 ms. (steps per millisecond=181 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 19 resets, run finished after 64 ms. (steps per millisecond=156 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 20 resets, run finished after 56 ms. (steps per millisecond=178 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 19 resets, run finished after 51 ms. (steps per millisecond=196 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 19 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 22 resets, run finished after 71 ms. (steps per millisecond=140 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 20 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 20 resets, run finished after 61 ms. (steps per millisecond=163 ) properties (out of 8) seen :0
Running SMT prover for 8 properties.
// Phase 1: matrix 1266 rows 699 cols
[2024-05-31 03:23:46] [INFO ] Computed 6 invariants in 29 ms
[2024-05-31 03:23:46] [INFO ] After 409ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:8
[2024-05-31 03:23:47] [INFO ] [Nat]Absence check using 6 positive place invariants in 8 ms returned sat
[2024-05-31 03:23:48] [INFO ] After 1056ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :7
[2024-05-31 03:23:49] [INFO ] Deduced a trap composed of 190 places in 632 ms of which 170 ms to minimize.
[2024-05-31 03:23:49] [INFO ] Deduced a trap composed of 189 places in 462 ms of which 1 ms to minimize.
[2024-05-31 03:23:49] [INFO ] Deduced a trap composed of 191 places in 308 ms of which 1 ms to minimize.
[2024-05-31 03:23:50] [INFO ] Deduced a trap composed of 193 places in 250 ms of which 2 ms to minimize.
[2024-05-31 03:23:50] [INFO ] Trap strengthening (SAT) tested/added 5/4 trap constraints in 1909 ms
[2024-05-31 03:23:50] [INFO ] Deduced a trap composed of 191 places in 306 ms of which 1 ms to minimize.
[2024-05-31 03:23:51] [INFO ] Deduced a trap composed of 196 places in 263 ms of which 1 ms to minimize.
[2024-05-31 03:23:51] [INFO ] Deduced a trap composed of 192 places in 257 ms of which 1 ms to minimize.
[2024-05-31 03:23:51] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 998 ms
[2024-05-31 03:23:51] [INFO ] Deduced a trap composed of 192 places in 272 ms of which 0 ms to minimize.
[2024-05-31 03:23:51] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 358 ms
[2024-05-31 03:23:52] [INFO ] After 4864ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :7
Attempting to minimize the solution found.
Minimization took 359 ms.
[2024-05-31 03:23:52] [INFO ] After 5534ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :7
FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-12 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 8 Parikh solutions to 7 different solutions.
FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-14 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
Parikh walk visited 1 properties in 82 ms.
Support contains 62 out of 699 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 699/699 places, 1266/1266 transitions.
Graph (trivial) has 579 edges and 699 vertex of which 61 / 699 are part of one of the 10 SCC in 13 ms
Free SCC test removed 51 places
Drop transitions removed 65 transitions
Reduce isomorphic transitions removed 65 transitions.
Graph (complete) has 1221 edges and 648 vertex of which 640 are kept as prefixes of interest. Removing 8 places using SCC suffix rule.7 ms
Discarding 8 places :
Also discarding 4 output transitions
Drop transitions removed 4 transitions
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 347 transitions
Trivial Post-agglo rules discarded 347 transitions
Performed 347 trivial Post agglomeration. Transition count delta: 347
Iterating post reduction 0 with 351 rules applied. Total rules applied 353 place count 640 transition count 846
Reduce places removed 347 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 349 rules applied. Total rules applied 702 place count 293 transition count 844
Reduce places removed 1 places and 0 transitions.
Performed 44 Post agglomeration using F-continuation condition.Transition count delta: 44
Iterating post reduction 2 with 45 rules applied. Total rules applied 747 place count 292 transition count 800
Reduce places removed 44 places and 0 transitions.
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 3 with 48 rules applied. Total rules applied 795 place count 248 transition count 796
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 796 place count 247 transition count 796
Performed 19 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 19 Pre rules applied. Total rules applied 796 place count 247 transition count 777
Deduced a syphon composed of 19 places in 1 ms
Reduce places removed 19 places and 0 transitions.
Iterating global reduction 5 with 38 rules applied. Total rules applied 834 place count 228 transition count 777
Discarding 34 places :
Symmetric choice reduction at 5 with 34 rule applications. Total rules 868 place count 194 transition count 743
Iterating global reduction 5 with 34 rules applied. Total rules applied 902 place count 194 transition count 743
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 5 with 2 rules applied. Total rules applied 904 place count 194 transition count 741
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 905 place count 193 transition count 741
Discarding 7 places :
Symmetric choice reduction at 7 with 7 rule applications. Total rules 912 place count 186 transition count 375
Iterating global reduction 7 with 7 rules applied. Total rules applied 919 place count 186 transition count 375
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 7 with 3 rules applied. Total rules applied 922 place count 186 transition count 372
Performed 14 Post agglomeration using F-continuation condition.Transition count delta: 14
Deduced a syphon composed of 14 places in 1 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 8 with 28 rules applied. Total rules applied 950 place count 172 transition count 358
Discarding 2 places :
Symmetric choice reduction at 8 with 2 rule applications. Total rules 952 place count 170 transition count 356
Iterating global reduction 8 with 2 rules applied. Total rules applied 954 place count 170 transition count 356
Performed 9 Post agglomeration using F-continuation condition.Transition count delta: -3
Deduced a syphon composed of 9 places in 0 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 8 with 18 rules applied. Total rules applied 972 place count 161 transition count 359
Drop transitions removed 8 transitions
Redundant transition composition rules discarded 8 transitions
Iterating global reduction 8 with 8 rules applied. Total rules applied 980 place count 161 transition count 351
Free-agglomeration rule applied 23 times.
Iterating global reduction 8 with 23 rules applied. Total rules applied 1003 place count 161 transition count 328
Reduce places removed 23 places and 0 transitions.
Iterating post reduction 8 with 23 rules applied. Total rules applied 1026 place count 138 transition count 328
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 9 with 15 rules applied. Total rules applied 1041 place count 138 transition count 313
Partial Post-agglomeration rule applied 3 times.
Drop transitions removed 3 transitions
Iterating global reduction 9 with 3 rules applied. Total rules applied 1044 place count 138 transition count 313
Applied a total of 1044 rules in 217 ms. Remains 138 /699 variables (removed 561) and now considering 313/1266 (removed 953) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 218 ms. Remains : 138/699 places, 313/1266 transitions.
Incomplete random walk after 10000 steps, including 326 resets, run finished after 161 ms. (steps per millisecond=62 ) properties (out of 6) seen :2
FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-15 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-07 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 63 resets, run finished after 43 ms. (steps per millisecond=232 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 66 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10000 steps, including 63 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10000 steps, including 64 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 4) seen :3
FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-10 TRUE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-05 TRUE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-00 FALSE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
Running SMT prover for 1 properties.
// Phase 1: matrix 313 rows 138 cols
[2024-05-31 03:23:52] [INFO ] Computed 6 invariants in 1 ms
[2024-05-31 03:23:53] [INFO ] After 32ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2024-05-31 03:23:53] [INFO ] [Nat]Absence check using 6 positive place invariants in 2 ms returned sat
[2024-05-31 03:23:53] [INFO ] After 94ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2024-05-31 03:23:53] [INFO ] State equation strengthened by 118 read => feed constraints.
[2024-05-31 03:23:53] [INFO ] After 33ms SMT Verify possible using 118 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2024-05-31 03:23:53] [INFO ] After 66ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 42 ms.
[2024-05-31 03:23:53] [INFO ] After 250ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Finished Parikh walk after 39 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=39 )
FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-08 FALSE TECHNIQUES TOPOLOGICAL PARIKH_WALK
Parikh walk visited 1 properties in 3 ms.
All properties solved without resorting to model-checking.
Total runtime 8201 ms.
starting LoLA
BK_INPUT StigmergyElection-PT-05b
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-05b-ReachabilityCardinality-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717125843540

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202304061127.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202304061127
+ echo 'Running Version 202304061127'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 53 (type EXCL) for 0 StigmergyElection-PT-05b-ReachabilityCardinality-2024-00
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 49 (type FNDP) for 0 StigmergyElection-PT-05b-ReachabilityCardinality-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 50 (type EQUN) for 0 StigmergyElection-PT-05b-ReachabilityCardinality-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 52 (type SRCH) for 0 StigmergyElection-PT-05b-ReachabilityCardinality-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: FINISHED task # 52 (type SRCH) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-00
lola: result : true
lola: markings : 13
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 49 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-00 (obsolete)
lola: CANCELED task # 50 (type EQUN) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-00 (obsolete)
lola: CANCELED task # 53 (type EXCL) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-00 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 66 (type EXCL) for 12 StigmergyElection-PT-05b-ReachabilityCardinality-2024-04
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 68 (type FNDP) for 24 StigmergyElection-PT-05b-ReachabilityCardinality-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 69 (type EQUN) for 24 StigmergyElection-PT-05b-ReachabilityCardinality-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 71 (type SRCH) for 24 StigmergyElection-PT-05b-ReachabilityCardinality-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 49 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-00
lola: result : true
lola: fired transitions : 11
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 66 (type EXCL) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-04
lola: result : true
lola: markings : 13
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 61 (type EXCL) for 9 StigmergyElection-PT-05b-ReachabilityCardinality-2024-03
lola: time limit : 256 sec
lola: memory limit: 32 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-50.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-69.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 71 (type SRCH) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-08
lola: result : true
lola: markings : 33446
lola: fired transitions : 82457
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 68 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-08 (obsolete)
lola: CANCELED task # 69 (type EQUN) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-08 (obsolete)
lola: LAUNCH task # 74 (type FNDP) for 39 StigmergyElection-PT-05b-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 75 (type EQUN) for 39 StigmergyElection-PT-05b-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 77 (type SRCH) for 39 StigmergyElection-PT-05b-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 68 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-08
lola: result : unknown
lola: fired transitions : 15526
lola: tried executions : 1380
lola: time used : 1.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 69 (type EQUN) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-08
lola: result : unknown
lola: FINISHED task # 77 (type SRCH) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-13
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 74 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-13 (obsolete)
lola: CANCELED task # 75 (type EQUN) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-13 (obsolete)
lola: LAUNCH task # 93 (type FNDP) for 15 StigmergyElection-PT-05b-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 94 (type EQUN) for 15 StigmergyElection-PT-05b-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 96 (type SRCH) for 15 StigmergyElection-PT-05b-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 96 (type SRCH) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-05
lola: result : true
lola: markings : 26
lola: fired transitions : 25
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: CANCELED task # 93 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-05 (obsolete)
lola: CANCELED task # 94 (type EQUN) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-05 (obsolete)
lola: LAUNCH task # 79 (type FNDP) for 3 StigmergyElection-PT-05b-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 81 (type EQUN) for 3 StigmergyElection-PT-05b-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 83 (type SRCH) for 3 StigmergyElection-PT-05b-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 74 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-13
lola: result : true
lola: fired transitions : 3
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 83 (type SRCH) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-01
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 79 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-01 (obsolete)
lola: CANCELED task # 81 (type EQUN) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-01 (obsolete)
lola: LAUNCH task # 113 (type FNDP) for 6 StigmergyElection-PT-05b-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 114 (type EQUN) for 6 StigmergyElection-PT-05b-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 116 (type SRCH) for 6 StigmergyElection-PT-05b-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 93 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-05
lola: result : true
lola: fired transitions : 24
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 79 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-01
lola: result : true
lola: fired transitions : 2
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-81.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-114.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-94.sara.
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-75.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 114 (type EQUN) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-02
lola: result : false
lola: CANCELED task # 113 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-02 (obsolete)
lola: CANCELED task # 116 (type SRCH) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-02 (obsolete)
lola: LAUNCH task # 125 (type FNDP) for 18 StigmergyElection-PT-05b-ReachabilityCardinality-2024-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 126 (type EQUN) for 18 StigmergyElection-PT-05b-ReachabilityCardinality-2024-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 140 (type SRCH) for 18 StigmergyElection-PT-05b-ReachabilityCardinality-2024-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 113 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-02
lola: result : unknown
lola: fired transitions : 51132
lola: tried executions : 2900
lola: time used : 1.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-126.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 126 (type EQUN) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-06
lola: result : false
lola: CANCELED task # 125 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-06 (obsolete)
lola: CANCELED task # 140 (type SRCH) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-06 (obsolete)
lola: LAUNCH task # 133 (type FNDP) for 45 StigmergyElection-PT-05b-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 134 (type EQUN) for 45 StigmergyElection-PT-05b-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 136 (type SRCH) for 45 StigmergyElection-PT-05b-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 125 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-06
lola: result : unknown
lola: fired transitions : 21073
lola: tried executions : 1684
lola: time used : 1.000000
lola: memory pages used : 0
lola: FINISHED task # 136 (type SRCH) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-15
lola: result : true
lola: markings : 45
lola: fired transitions : 51
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: CANCELED task # 133 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-15 (obsolete)
lola: CANCELED task # 134 (type EQUN) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-15 (obsolete)
lola: LAUNCH task # 87 (type FNDP) for 36 StigmergyElection-PT-05b-ReachabilityCardinality-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 88 (type EQUN) for 36 StigmergyElection-PT-05b-ReachabilityCardinality-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 90 (type SRCH) for 36 StigmergyElection-PT-05b-ReachabilityCardinality-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 133 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-15
lola: result : unknown
lola: fired transitions : 295
lola: tried executions : 19
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-134.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-ReachabilityCardinality-2024-00: AG false tandem / insertion
StigmergyElection-PT-05b-ReachabilityCardinality-2024-01: EF true tandem / insertion
StigmergyElection-PT-05b-ReachabilityCardinality-2024-02: AG true state equation
StigmergyElection-PT-05b-ReachabilityCardinality-2024-04: EF true tandem / relaxed
StigmergyElection-PT-05b-ReachabilityCardinality-2024-05: EF true tandem / insertion
StigmergyElection-PT-05b-ReachabilityCardinality-2024-06: EF false state equation
StigmergyElection-PT-05b-ReachabilityCardinality-2024-08: AG false tandem / insertion
StigmergyElection-PT-05b-ReachabilityCardinality-2024-13: EF true tandem / insertion
StigmergyElection-PT-05b-ReachabilityCardinality-2024-15: EF true tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-ReachabilityCardinality-2024-03: EF 0 4 1 0 1 0 0 0
StigmergyElection-PT-05b-ReachabilityCardinality-2024-07: AG 0 5 0 0 1 0 0 0
StigmergyElection-PT-05b-ReachabilityCardinality-2024-09: EF 0 5 0 0 1 0 0 0
StigmergyElection-PT-05b-ReachabilityCardinality-2024-10: EF 0 5 0 0 1 0 0 0
StigmergyElection-PT-05b-ReachabilityCardinality-2024-11: EF 0 5 0 0 1 0 0 0
StigmergyElection-PT-05b-ReachabilityCardinality-2024-12: AG 0 2 3 0 1 0 0 0
StigmergyElection-PT-05b-ReachabilityCardinality-2024-14: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF EXCL 4/513 1/32 StigmergyElection-PT-05b-ReachabilityCardinality-2024-03 121852 m, 24370 m/sec, 158557 t fired, .
87 EF FNDP 1/359 0/5 StigmergyElection-PT-05b-ReachabilityCardinality-2024-12 1188 t fired, 169 attempts, .
88 EF STEQ 1/399 0/5 StigmergyElection-PT-05b-ReachabilityCardinality-2024-12 sara not yet started (preprocessing).
90 EF SRCH 1/399 1/5 StigmergyElection-PT-05b-ReachabilityCardinality-2024-12 2369 m, 473 m/sec, 4738 t fired, .

Time elapsed: 7 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
sara: place or transition ordering is non-deterministic
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-88.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 90 (type SRCH) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-12
lola: result : false
lola: markings : 10355
lola: fired transitions : 24029
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 87 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-12 (obsolete)
lola: CANCELED task # 88 (type EQUN) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-12 (obsolete)
lola: LAUNCH task # 127 (type FNDP) for 33 StigmergyElection-PT-05b-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 128 (type EQUN) for 33 StigmergyElection-PT-05b-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 130 (type SRCH) for 33 StigmergyElection-PT-05b-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 87 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-12
lola: result : unknown
lola: fired transitions : 10116
lola: tried executions : 1470
lola: time used : 1.000000
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: memory pages used : 0
lola: FINISHED task # 88 (type EQUN) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-12
lola: result : unknown
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-128.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 128 (type EQUN) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-11
lola: result : false
lola: CANCELED task # 127 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-11 (obsolete)
lola: CANCELED task # 130 (type SRCH) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-11 (obsolete)
lola: LAUNCH task # 119 (type FNDP) for 30 StigmergyElection-PT-05b-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 120 (type EQUN) for 30 StigmergyElection-PT-05b-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 122 (type SRCH) for 30 StigmergyElection-PT-05b-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 127 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-11
lola: result : unknown
lola: fired transitions : 5636
lola: tried executions : 461
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 122 (type SRCH) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-10
lola: result : true
lola: markings : 27
lola: fired transitions : 26
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 119 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-10 (obsolete)
lola: CANCELED task # 120 (type EQUN) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-10 (obsolete)
lola: LAUNCH task # 99 (type FNDP) for 42 StigmergyElection-PT-05b-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 100 (type EQUN) for 42 StigmergyElection-PT-05b-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 102 (type SRCH) for 42 StigmergyElection-PT-05b-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 102 (type SRCH) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-14
lola: result : true
lola: markings : 16
lola: fired transitions : 15
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 99 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-14 (obsolete)
lola: CANCELED task # 100 (type EQUN) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-14 (obsolete)
lola: LAUNCH task # 106 (type FNDP) for 21 StigmergyElection-PT-05b-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 107 (type EQUN) for 21 StigmergyElection-PT-05b-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: memory limit: 5 pages
lola: LAUNCH task # 109 (type SRCH) for 21 StigmergyElection-PT-05b-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 109 (type SRCH) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-07
lola: result : true
lola: markings : 33
lola: fired transitions : 32
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: CANCELED task # 106 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-07 (obsolete)
lola: CANCELED task # 107 (type EQUN) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-07 (obsolete)
lola: LAUNCH task # 143 (type FNDP) for 27 StigmergyElection-PT-05b-ReachabilityCardinality-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 144 (type EQUN) for 27 StigmergyElection-PT-05b-ReachabilityCardinality-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 146 (type SRCH) for 27 StigmergyElection-PT-05b-ReachabilityCardinality-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 106 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-07
lola: result : true
lola: fired transitions : 31
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 119 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-10
lola: result : true
lola: fired transitions : 57
lola: tried executions : 4
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 99 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-14
lola: result : true
lola: fired transitions : 14
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 146 (type SRCH) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-09
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 143 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-09 (obsolete)
lola: CANCELED task # 144 (type EQUN) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-09 (obsolete)
lola: LAUNCH task # 57 (type FNDP) for 9 StigmergyElection-PT-05b-ReachabilityCardinality-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type EQUN) for 9 StigmergyElection-PT-05b-ReachabilityCardinality-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SRCH) for 9 StigmergyElection-PT-05b-ReachabilityCardinality-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 143 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-09
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-107.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-120.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-100.sara.
sara: place or transition ordering is non-deterministic
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-144.sara.
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-58.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 144 (type EQUN) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-09
lola: result : true
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 58 (type EQUN) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-03
lola: result : false
lola: CANCELED task # 57 (type FNDP) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-03 (obsolete)
lola: CANCELED task # 60 (type SRCH) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-03 (obsolete)
lola: CANCELED task # 61 (type EXCL) for StigmergyElection-PT-05b-ReachabilityCardinality-2024-03 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-ReachabilityCardinality-2024-00: AG false tandem / insertion
StigmergyElection-PT-05b-ReachabilityCardinality-2024-01: EF true tandem / insertion
StigmergyElection-PT-05b-ReachabilityCardinality-2024-02: AG true state equation
StigmergyElection-PT-05b-ReachabilityCardinality-2024-03: EF false state equation
StigmergyElection-PT-05b-ReachabilityCardinality-2024-04: EF true tandem / relaxed
StigmergyElection-PT-05b-ReachabilityCardinality-2024-05: EF true tandem / insertion
StigmergyElection-PT-05b-ReachabilityCardinality-2024-06: EF false state equation
StigmergyElection-PT-05b-ReachabilityCardinality-2024-07: AG false tandem / insertion
StigmergyElection-PT-05b-ReachabilityCardinality-2024-08: AG false tandem / insertion
StigmergyElection-PT-05b-ReachabilityCardinality-2024-09: EF true tandem / insertion
StigmergyElection-PT-05b-ReachabilityCardinality-2024-10: EF true tandem / insertion
StigmergyElection-PT-05b-ReachabilityCardinality-2024-11: EF false state equation
StigmergyElection-PT-05b-ReachabilityCardinality-2024-12: AG true tandem / insertion
StigmergyElection-PT-05b-ReachabilityCardinality-2024-13: EF true tandem / insertion
StigmergyElection-PT-05b-ReachabilityCardinality-2024-14: EF true tandem / insertion
StigmergyElection-PT-05b-ReachabilityCardinality-2024-15: EF true tandem / insertion


Time elapsed: 9 secs. Pages in use: 3

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyElection-PT-05b"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="gold2023"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool gold2023"
echo " Input is StigmergyElection-PT-05b, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r417-tall-171690556000194"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/StigmergyElection-PT-05b.tgz
mv StigmergyElection-PT-05b execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;